数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DSP56321RM/D 数据表(PDF) 36 Page - NXP Semiconductors

部件名 DSP56321RM/D
功能描述  24-Bit Digital Signal Processor
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

DSP56321RM/D 数据表(HTML) 36 Page - NXP Semiconductors

Back Button DSP56321RM/D Datasheet HTML 32Page - NXP Semiconductors DSP56321RM/D Datasheet HTML 33Page - NXP Semiconductors DSP56321RM/D Datasheet HTML 34Page - NXP Semiconductors DSP56321RM/D Datasheet HTML 35Page - NXP Semiconductors DSP56321RM/D Datasheet HTML 36Page - NXP Semiconductors DSP56321RM/D Datasheet HTML 37Page - NXP Semiconductors DSP56321RM/D Datasheet HTML 38Page - NXP Semiconductors DSP56321RM/D Datasheet HTML 39Page - NXP Semiconductors DSP56321RM/D Datasheet HTML 40Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 88 page
background image
2-12
AC Electrical Characteristics
2.5.5
External Memory Expansion Port (Port A)
2.5.5.1 SRAM Timing
Table 2-8. SRAM Timing
No.
Characteristics
Symbol
Expression1
220 MHz
240 MHz
Unit
Min
Max
Min
Max
100
Address valid and AA assertion pulse
width2
tRC, tWC
(WS + 2)
× T
C − 4.0
[3
≤ WS ≤ 7]
(WS + 3)
× T
C − 4.0
[WS
≥ 8]
18.8
46.0
16.9
41.9
ns
ns
101
Address and AA valid to WR assertion
tAS
0.75
× T
C – 3.0
[WS = 3]
1.25
× T
C – 3.0
[WS
≥ 4]
0.41
2.69
0.13
2.21
ns
ns
102
WR assertion pulse width
tWP
WS
× T
C − 4.0
[WS = 3]
(WS
− 0.5) × T
C − 4.0
[WS
≥ 4]
9.65
11.93
8.51
10.6
ns
ns
103
WR deassertion to address not valid
tWR
1.25
× T
C − 4.0
[3
≤ WS ≤ 7]
2.25
× T
C − 4.0
[WS
≥ 8]
1.69
6.24
1.21
6.51
ns
ns
104
Address and AA valid to input data valid
tAA, tAC
(WS + 0.75)
× T
C − 5.6
[WS
≥ 3]
11.46
10.04
ns
105
RD assertion to input data valid
tOE
(WS + 0.25)
× T
C − 6.5
[WS
≥ 3]
8.29
7.05
ns
106
RD deassertion to data not valid (data hold
time)
tOHZ
0.0
0.0
ns
107
Address valid to WR deassertion2
tAW
(WS + 0.75)
× T
C − 4.0
[WS
≥ 3]
13.06
11.64
ns
108
Data valid to WR deassertion (data setup
time)
tDS (tDW)(WS − 0.25) × TC − 5.4
[WS
≥ 3]
7.11
6.07
ns
109
Data hold time from WR deassertion
tDH
1.25
× T
C − 4.0
[3
≤ WS ≤ 7]
2.25
× T
C − 4.0
[WS
≥ 8]
1.69
6.23
1.21
5.38
ns
ns
110
WR assertion to data active
0.25
× T
C − 4.0
[WS
= 3]
–0.25
× T
C − 4.0
[WS
≥ 4]
–2.86
–5.14
–2.96
–5.04
ns
ns
111
WR deassertion to data high impedance
1.25
× T
C
[3
≤ WS ≤ 7]
2.25
× T
C
[WS
≥ 8]
5.69
10.24
5.21
9.38
ns
ns
112
Previous RD deassertion to data active
(write)
2.25
× T
C − 4.0
[3
≤ WS ≤ 7]
3.25
× T
C − 4.0
[WS
≥ 8]
6.23
10.78
5.38
9.54
ns
ns
113
RD deassertion time
1.75
× T
C − 3.0
[3
≤ WS ≤ 7]
2.75
× T
C − 3.0
[WS
≥ 8]
4.96
9.51
4.30
8.47
ns
ns
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com