DSP56321RMSLASHD datasheet(32/88 Pages) NXP

32 / 88 page

2-8

AC Electrical Characteristics

Delay from IRQA assertion to fetch of first

instruction (when exiting Stop)2, 3

DPLL is not active during Stop (PCTL Bit 1 =

0) and Stop delay is enabled (Operating Mode

DPLL is not active during Stop (PCTL Bit 1 =

0) and Stop delay is not enabled (Operating

Mode Register Bit 6 = 1)

DPLL is active during Stop (PCTL Bit 1 = 1;

Implies No Stop Delay)

DPLT + (128K

× T

DPLT + (23.75 ± 0.5)

× T

(8.25

± 0.5) × T

589.2

6.9

35.3

732.4

150.1

39.6

540.6

6.9

32.3

683.8

150.1

35.5

µs

Duration of level sensitive IRQA assertion

to ensure interrupt service (when exiting

Stop)2, 3

DPLL is not active during Stop (PCTL bit 1 =

0) and Stop delay is enabled (Operating Mode

DPLL is not active during Stop (PCTL bit 1 =

0) and Stop delay is not enabled (Operating

Mode Register Bit 6 = 1)

DPLL is active during Stop ((PCTL bit 1 = 0;

implies no Stop delay)

DPLT + (128 K

× T

DPLT + (20.5

± 0.5) × T

5.5

× T

589.2

6.9

25.0

—

540.6

6.9

22.9

—

µs

Interrupt Requests Rate

HI08, ESSI, SCI, Timer

DMA

IRQ, NMI (edge trigger)

IRQ, NMI (level trigger)

12TC

8TC

12TC

—

54.6

36.4

54.6

—

50.0

33.4

50.0

DMA Requests Rate

Data read from HI08, ESSI, SCI

Data write to HI08, ESSI, SCI

Timer

IRQ, NMI (edge trigger)

6TC

7TC

2TC

3TC

—

27.3

31.9

9.1

13.7

—

25.0

29.2

8.3

12.5

Delay from IRQA, IRQB, IRQC, IRQD, NMI

assertion to external memory (DMA source)

access address out valid

4.25

× T

C + 2.0

21.34

—

19.72

—

Notes:

When fast interrupts are used and IRQA, IRQB, IRQC, and IRQD are defined as level-sensitive, timings 19

through 21 apply to prevent multiple interrupt service. To avoid these timing restrictions, the deasserted

Edge-triggered mode is recommended when fast interrupts are used. Long interrupts are recommended for

Level-sensitive mode.

Table 2-7. Reset, Stop, Mode Select, and Interrupt Timing6 (Continued)

No.

Characteristics

Expression

220 MHz

240 MHz

Unit

Min

Max

Min

Max

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

DSP56321RM/D 数据表(PDF) 32 Page - NXP Semiconductors

DSP56321RM/D 数据表(HTML) 32 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

数据表下载