ADE7169ASTF16 datasheet(28/140 Pages) AD

28 / 140 page

ADE7169F16

Preliminary Technical Data

Rev. PrD | Page 28 of 140

(IPSME, 0xEC) enables this event to generate a PSM interrupt.

This event associated with the SAG monitoring can be used to

detect a power supply - VDD - being compromised and trigger

further actions prior to decide a switch of VDD to VBAT .

SAG Monitor PSM Interrupt

The ADE7169F16 energy measurement DSP monitors the ac

voltage input at the VP and VN input pins. The SAGLVL register

is used to set the threshold for a line voltage sag event. The

SAGF bit in the Power Management Interrupt Flag SFR (IPSMF,

0xF8) is set if the line voltage stays below the level set in the

SAGLVL register for the number of line cycles set in the

SAGCYC register, - see Line Voltage Sag Detection section.

Setting the ESAG bit in the Power Management Interrupt

Enable SFR (IPSME, 0xEC) enables this event to generate a

PSM interrupt.

USING THE POWER SUPPLY FEATURES

In an energy meter application, VDD, the 3.3V power supply, is

typically generated from the ac line voltage and regulated to

3.3V by a voltage regulator IC. The pre-regulated DC voltage,

typically 5V to 12V, can be connected to VDCIN through a

resistor divider. A 3.6V battery can be connected to VBAT. Figure

11 shows how the ADE7169F16 power supply inputs would be

set up in this application.

BCTRL

Voltage

Supervisory

Voltage

Supervisory

ac input

SAG

Detection

PSU

3.3V

Regulator

5 - 12V dc

Power Supply

Management

(240, 220, 110V typical)

VDCIN

VDD

VSWOUT

VBAT

IPSMF SFR

(Addr. 0xF8)

VSW

Figure 11. Power Supply Management for Energy Meter Application

Figure 12 shows the sequence of events that will be generated

for the power meter application in Figure 11 if the main power

supply generated by the PSU starts to fail. The sag detection can

provide the earliest warning of a potential problem on VDD.

When a sag event occurs, the user code can be configured to

backup data and prepare for battery switchover if desired. The

relative spacing of these interrupts will depend on the design of

the power supply.

Figure 13 shows the sequence of events that will be generated

for the power meter application shown in Figure 11 if the main

power supply starts to fail, with battery switchover on low VDCIN

or low VDD enabled.

ADE7169ASTF16 数据表(PDF) 28 Page - Analog Devices

ADE7169ASTF16 数据表(HTML) 28 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载