数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADE7169ASTF16 数据表(PDF) 25 Page - Analog Devices

部件名 ADE7169ASTF16
功能描述  Single-Phase Energy Measurement IC with 8052 MCU, RTC and LCD driver
PDF  140 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADE7169ASTF16 数据表(HTML) 25 Page - Analog Devices

Back Button ADE7169ASTF16 Datasheet HTML 21Page - Analog Devices ADE7169ASTF16 Datasheet HTML 22Page - Analog Devices ADE7169ASTF16 Datasheet HTML 23Page - Analog Devices ADE7169ASTF16 Datasheet HTML 24Page - Analog Devices ADE7169ASTF16 Datasheet HTML 25Page - Analog Devices ADE7169ASTF16 Datasheet HTML 26Page - Analog Devices ADE7169ASTF16 Datasheet HTML 27Page - Analog Devices ADE7169ASTF16 Datasheet HTML 28Page - Analog Devices ADE7169ASTF16 Datasheet HTML 29Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 140 page
background image
Preliminary Technical Data
ADE7169F16
Rev. PrD | Page 25 of 140
Table 18. Scratch Pad 2 SFR (SCRATCH2, 0xFC)
Bit
Location
Bit
Mnemonic
Default
Value
Description
7-0
SCRATCH2
0
Value can be written/read in this register. This value will be maintained in all the power
saving modes of the ADE7169F16
Table 19. Scratch Pad 3 SFR (SCRATCH3, 0xFD)
Bit
Location
Bit
Mnemonic
Default
Value
Description
7-0
SCRATCH3
0
Value can be written/read in this register. This value will be maintained in all the power
saving modes of the ADE7169F16
Table 20. Scratch Pad 4 SFR (SCRATCH4, 0xFE)
Bit
Location
Bit
Mnemonic
Default
Value
Description
7-0
SCRATCH4
0
Value can be written/read in this register. This value will be maintained in all the power
saving modes of the ADE7169F16
Table 21. Power Control SFR (POWCON, 0xC5)
Bit
Location
Bit
Mnemonic
Default
Value
Description
7-5
RESERVED
0
4
COREOFF
0
Set this bit to shut down the core if in the PSM1 operating mode.
3
RESERVED
Controls the core clock frequency, Fcore. Fcore=4.096MHz/2CD
CD[2:0]
Fcore (MHz)
0
0
0
4.096
0
0
1
2.048
0
1
0
1.024
0
1
1
0.512
1
0
0
0.256
1
0
1
0.128
1
1
0
0.064
2-0
CD[2:0]
010
1
1
1
0.032
Note: Writing data to the POWCON SFR involves a double instruction sequence. Global interrupts must first be disabled to ensure that
the two instructions occur consecutively. The KYREG SFR is set to 0xA7 and immediately followed by a write to the POWCON SFR. For
example:
CLR EA
;Disable Interrupts while configuring to WDT
MOV KYREG,#0A7h
;Write KYREG to 0xA7 to get write access to the POWCON SFR
MOV POWCON, #10H
;Shutdown the core
NOP
NOP
POWER SUPPLY ARCHITECTURE
ADE7169F16 has two power supply inputs, VDD and VBAT, and
requires only a single 3.3V power supply at VDD for full
operation. A battery backup, or secondary power supply, with a
maximum of 3.6V can be connected to the VBAT input.
Internally, the ADE7169F16 connects VDD or VBAT to VSW, which
is used to derive the power for the ADE7169F16 circuitry. The



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com