VL6524 datasheet(9/70 Pages) STMICROELECTRONICS

9 / 70 page

VL6524/VS6524

Electrical interface

9/70

Electrical interface

The device has 20 electrical connections as listed in

Table 1. The physical orientation of the

pins on the device is shown in

Figure 36.

Table 1.

VL6524/VS6524 signal description

Pad socket

Pad name

I/O

Description

GND

PWR

Analogue ground

D02

OUT

Data output D2

D03

OUT

Data output D3

HSYNC

OUT

Horizontal synchronization output

VSYNC

OUT

Vertical synchronization output

D07

OUT

Data output D7

D06

OUT

Data output D6

D05

OUT

Data output D5

D04

OUT

Data output D4

CLK

Clock input - 6.5MHz to 26 MHz

GND

PWR

Digital ground

FSO

OUT

Flash output

Chip enable signal active HIGH

SCL

I²C clock input

SDA

I/O

I²C data line

AVDD

PWR

Analogue supply 2.4 V to 3.0 V

D01

OUT

Data output D1

D00

OUT

Data output D0

PCLK

OUT

Pixel qualification clock

VDD

PWR

Digital supply 1.8 V OR 2.8 V

VL6524 数据表(PDF) 9 Page - STMicroelectronics

VL6524 数据表(HTML) 9 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70

数据表下载