VL6524 datasheet(35/70 Pages) STMICROELECTRONICS

35 / 70 page

VL6524/VS6524

Host communication - I²C control interface

35/70

Start (S) and Stop (P) conditions

A START (S) condition defines the start of a V2W message. It consists of a high to low

transition on SDA while SCL is high.

A STOP (P) condition defines the end of a V2W message. It consists of a low to high

transition on SDA while SCL is high.

After STOP condition the bus is considered free for use by other devices. If a repeated

START (Sr) is used instead of a stop then the bus stays busy. A START (S) and a repeated

START (Sr) are considered to be functionally equivalent.

Figure 22.

START and STOP conditions

Acknowledge

After every byte transferred the receiver must output an acknowledge bit. To acknowledge

the data byte receiver pulls SDA during the 9th SCL clock cycle generated by the master. If

SDA is not pulled low then the transmitter stops the output of data and releases control of

the bus back to the master so that it can either generate a STOP or a repeated START

condition.

Figure 23.

Data acknowledge

START

condition

STOP

condition

SDA

SCL

START condition

Negative acknowledge (A)

Acknowledge (A)

Clock pulse for acknowledge

SDA data output

by transmitter

SDA data output

by receiver

SCL clock from

master

VL6524 数据表(PDF) 35 Page - STMicroelectronics

VL6524 数据表(HTML) 35 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70

数据表下载