VL6524 datasheet(30/70 Pages) STMICROELECTRONICS

30 / 70 page

Data synchronization methods

VL6524/VS6524

30/70

8.2.2

Vertical synchronization (VSYNC)

The VSYNC signal is controlled by the

bVSyncSetup register. The following options are

available:

●

enable/disable

●

select polarity

●

manual or automatic

In automatic mode the VSYNC signal envelops all the active video lines in the output frame

regardless of the programmed image size as shown in

Figure 16.

VSYNC timing example

If manual mode is selected then the line number for VSYNC rising edge and falling edge is

programmable. The rising edge of VSYNC is programmed in the

bVsyncRisingLineH,

bVsyncRisingLineL registers, the pixel position for VSYNC rising edge is programmed in the

bVsyncRisingPixelH and bVsyncRisingPixelL registers. Similarly the line count for the falling

edge position is specified in the

bVsyncFallingLineH and bVsyncFallingLineL registers, and

the pixel count is specified in the

bVsyncFallingPixelH and bVsyncFallingPixelL registers

described in

Table 29: Output formatter control.

BLANKING

V=1

V=0

V=1

V=0

vsync

ACTIVE

VIDEO

ACTIVE

VIDEO

VL6524 数据表(PDF) 30 Page - STMicroelectronics

VL6524 数据表(HTML) 30 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70

数据表下载