VL6524 datasheet(29/70 Pages) STMICROELECTRONICS

29 / 70 page

VL6524/VS6524

Data synchronization methods

29/70

8.2

VSYNC and HSYNC

The VL6524/VS6524 can provide two programmable hardware synchronization signals:

VSYNC and HSYNC. The position of these signals within the output frame can be

programmed by the user or an automatic setting can be used where the signals track the

active video portion of the output frame regardless of its size.

8.2.1

Horizontal synchronization signal (HSYNC)

The HSYNC signal is controlled by the

bHSyncSetup register (Table 29). The following

options are available:

●

enable/disable

●

select polarity

●

all lines or active lines only

●

manual or automatic

In automatic mode the HSYNC signal envelops all the active video data on every line in the

output frame regardless of the programmed image size. Line codes (if selected) fall outside

the HSYNC envelope as shown in

Figure 15.

HSYNC timing example

If manual mode is selected then the pixel positions for HSYNC rising edge and falling edge

are programmable. The pixel position for the rising edge of HSYNC is programmed in the

bHsyncRisingH, bHsyncRisingL registers. The pixel position for the falling edge of HSYNC

is programmed in the

bHsyncFallingH and bHsyncFallingL registers (Table 29).

Frame Start

FF 00 00 02

Frame End

FF 00 00 03

Table 5.

Mode 2 - embedded synchronization code definition

Name

Description

4-byte sequence

SAV Code

EAV Code

ACTIVE VIDEO DATA

hsync=1

EAV Code

BLANKING DATA

hsync=0

00 00 XY 80 10 80 10 80 10

80 10

00 00 XY

D0 D1 D2 D3 D0 D1 D2 D3

D2 D3 FF 00 00 XY

VL6524 数据表(PDF) 29 Page - STMicroelectronics

VL6524 数据表(HTML) 29 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70

数据表下载