| 数据搜索系统,热门电子元器件搜索 |
|
VL6524 数据表(PDF) 28 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
VL6524 数据表(HTML) 28 Page - STMicroelectronics |
|
28 / 70 page ![]() Data synchronization methods VL6524/VS6524 28/70 8.1.3 Mode 2 The structure of a mode 2 image frame is shown Figure 14. Figure 14. Mode 2 frame structure (VGA example) For mode 2, the synchronization codes are as listed in Table 5. Table 4. ITU656 embedded synchronization code definition (odd frames) Name Description 4-byte sequence SAV Line start - active FF 00 00 C7 EAV Line end - active FF 00 00 DA SAV (blanking) Line start - blanking FF 00 00 EC EAV (blanking) Line end - blanking FF 00 00 F1 Table 5. Mode 2 - embedded synchronization code definition Name Description 4-byte sequence LS Line start FF 00 00 00 LE Line end FF 00 00 01 LE LS Frame of image data Line 1 Line 480 Frame blanking period FE FS |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |