VL6524 datasheet(33/70 Pages) STMICROELECTRONICS

33 / 70 page

VL6524/VS6524

Host communication - I²C control interface

33/70

For the master reading from the slave the device address is followed by the contents of last

read then the internal register index is automatically incremented after each byte of data

read. A read message is terminated by the bus master generating a negative acknowledge

after reading a final byte of data.

A message can only be terminated by the bus master, either by issuing a stop condition, a

repeated start condition or by a negative acknowledge after reading a complete byte during

a read operation.

Detailed overview of the message format

Figure 19.

Detailed overview of message format

The V2W generic message format consists of the following sequence

Master generates a START condition to signal the start of new message.

Master outputs, MS bit first, a 7-bit device address of the slave the master is trying to

communicate with followed by a R/W bit.

SDA

SCL

MSB

LSB

START

repeated

START

condition

ACK

signal

from

slave

STOP

repeated

Start

condition

Device Address

MSB

LSB

(Sr)

7-bit Device

Address

R/W

(A)

8-bit Data

(Sr)

Data byte from

transmitter

R/W=0 - Master

R/W=1 - Slave

ACK

signal

from

receiver

R/W

Bit

0 - Write

1 - Read

VL6524 数据表(PDF) 33 Page - STMicroelectronics

VL6524 数据表(HTML) 33 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70

数据表下载