VL6524 datasheet(18/70 Pages) STMICROELECTRONICS

18 / 70 page

Output frame size control

VL6524/VS6524

18/70

Output frame size control

6.1

Frame format

An output frame consists of a number of active lines and a number of interframe lines. Each

line consists of embedded line codes (if selected), active pixel data and interline blank data.

Note that by default the interline blanking data is

not qualified by the PCLK and therefore is

not captured by the host system.

The default 30fps VGA output frame is shown in

Figure 5.

VGA 30fps output frame

If embedded codes are enabled then 8 additional clocks are required in every line to qualify

the codes and 8 fewer interline clock are output leaving the total constant at 1460 clocks per

line.

By default the PCLK output does not qualify the line blanking data and so each line contains

only 1280 clocks (or 1288 if embedded codes are enabled).

The values which are output during line and frame blanking are an alternating pattern of

0x10 and 0x80 by default. These values can be changed by writing to the BlankData_MSB

and BlankData_LSB registers in the

Output formatter control bank.

6.1.1

Cropping module

The VL6524/VS6524 contains a cropping module which can be used to define a window of

interest within the full VGA array size. The user can set a start location and the required

output size.

Figure 6 shows the example with pipe setup bank0.

16 interframe blanking lines(0x10/0x80)

480 lines ACTIVE VIDEO

Line blanking

(0x10/0x80)

1460 PCLKs

37 interframe blanking lines (0x10/0x80)

1280 PCLKs

(640 by 480 pixels)

553 lines

VL6524 数据表(PDF) 18 Page - STMicroelectronics

VL6524 数据表(HTML) 18 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70

数据表下载