MPC8560CPXAPDB datasheet(21/108 Pages) FREESCALE

21 / 108 page

MPC8560 Integrated Processor Hardware Specifications, Rev. 3.1

Freescale Semiconductor

DDR SDRAM

6.2 DDR SDRAM AC Electrical Characteristics

This section provides the AC electrical characteristics for the DDR SDRAM interface.

6.2.1 DDR SDRAM Input AC Timing Specifications

Table 14 provides the input AC timing specifications for the DDR SDRAM interface.

Figure 4. DDR SDRAM Interface Input Timing

6.2.2 DDR SDRAM Output AC Timing Specifications

6.2.2.1 DLL Enabled Mode

Table 15 and Table 16 provide the output AC timing specifications and measurement conditions for the DDR

SDRAM interface with the DDR DLL enabled.

Table 14. DDR SDRAM Input AC Timing Specifications

At recommended operating conditions with GVDD of 2.5 V ± 5%.

Parameter

Symbol

Min

Max

Unit

Notes

AC input low voltage

VIL

—

MVREF – 0.31

AC input high voltage

VIH

MVREF + 0.31

GVDD + 0.3

MDQS—MDQ/MECC input skew per byte

For DDR = 333 MHz

For DDR

≤ 266 MHz

tDISKEW

-750

-1125

750

1125

1, 2

Note:

1.Maximum possible skew between a data strobe (MDQS[n]) and any corresponding bit of data (MDQ[8n + {0...7}] if 0

≤ n ≤ 7) or ECC (MECC[{0...7}] if n = 8).

2.For timing budget analysis, the MPC8560 consumes

±550 ps of the total budget.

Table 15. DDR SDRAM Output AC Timing Specifications - DLL Mode

At recommended operating conditions with GVDD of 2.5 V ± 5%.

Parameter

Symbol 1

Min

Max

Unit

Notes

MCK[n] cycle time, (MCK[n]/MCK[n] crossing)

tMCK

On chip Clock Skew

tMCKSKEW

—

150

3, 8

MDQS[n]

MDQ[n]

tDISKEW

MPC8560CPXAPDB 数据表(PDF) 21 Page - Freescale Semiconductor, Inc

MPC8560CPXAPDB 数据表(HTML) 21 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载