数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC8560CPXAPDB 数据表(PDF) 2 Page - Freescale Semiconductor, Inc

部件名 MPC8560CPXAPDB
功能描述  Integrated Processor Hardware Specifications
PDF  108 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC8560CPXAPDB 数据表(HTML) 2 Page - Freescale Semiconductor, Inc

  MPC8560CPXAPDB Datasheet HTML 1Page - Freescale Semiconductor, Inc MPC8560CPXAPDB Datasheet HTML 2Page - Freescale Semiconductor, Inc MPC8560CPXAPDB Datasheet HTML 3Page - Freescale Semiconductor, Inc MPC8560CPXAPDB Datasheet HTML 4Page - Freescale Semiconductor, Inc MPC8560CPXAPDB Datasheet HTML 5Page - Freescale Semiconductor, Inc MPC8560CPXAPDB Datasheet HTML 6Page - Freescale Semiconductor, Inc MPC8560CPXAPDB Datasheet HTML 7Page - Freescale Semiconductor, Inc MPC8560CPXAPDB Datasheet HTML 8Page - Freescale Semiconductor, Inc MPC8560CPXAPDB Datasheet HTML 9Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 108 page
background image
MPC8560 Integrated Processor Hardware Specifications, Rev. 3.1
2
Freescale Semiconductor
Overview
Figure 1. MPC8560 Block Diagram
1.1 Key Features
The following lists an overview of the MPC8560 feature set.
High-performance, 32-bit Book E–enhanced core that implements the PowerPC architecture
— 32-Kbyte L1 instruction cache and 32-Kbyte L1 data cache with parity protection. Caches can be locked
entirely or on a per-line basis. Separate locking for instructions and data
— Memory management unit (MMU) especially designed for embedded applications
— Enhanced hardware and software debug support
— Performance monitor facility (similar to but different from the MPC8560 performance monitor
described in Chapter 18, “Performance Monitor.”
High-performance RISC CPM operating at up to 333 MHz
— CPM software compatibility with previous PowerQUICC families
— One instruction per clock
— Executes code from internal ROM or instruction RAM
— 32-bit RISC architecture
— Tuned for communication environments: instruction set supports CRC computation and bit
manipulation.
— Internal timer
I2C Controller
Local Bus Controller
RapidIO Controller
PCI Controller
DMA Controller
10/100/1000 MAC
10/100/1000 MAC
MII, GMII, TBI,
RTBI, RGMIIs
Serial
DMA
ROM
I-Memory
DPRAM
RISC
Engine
Parallel I/O
Baud Rate
Generators
Timers
MCC
MCC
FCC
FCC
FCC
SCC
SCC
SCC
SCC
SPI
I2C
UTOPIAs
MIIs,
TDMs
I/Os
CPM
DDR SDRAM Controller
CPM
Controller
Interrupt
256KB
L2-Cache/
SRAM
e500 Core
32 KB L1
I Cache
32 KB L1
D Cache
Core Complex Bus
e500
Coherency
Module
OCeaN
16 Gb/s
RapidIO-8
133 MHz
PCI 64b
IRQs
SDRAM
DDR
GPIO
32b
Programmable
Interrupt Controller
MPHY
RMIIs



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com