数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC8560CPXAPDB 数据表(PDF) 19 Page - Freescale Semiconductor, Inc

部件名 MPC8560CPXAPDB
功能描述  Integrated Processor Hardware Specifications
PDF  108 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC8560CPXAPDB 数据表(HTML) 19 Page - Freescale Semiconductor, Inc

Back Button MPC8560CPXAPDB Datasheet HTML 15Page - Freescale Semiconductor, Inc MPC8560CPXAPDB Datasheet HTML 16Page - Freescale Semiconductor, Inc MPC8560CPXAPDB Datasheet HTML 17Page - Freescale Semiconductor, Inc MPC8560CPXAPDB Datasheet HTML 18Page - Freescale Semiconductor, Inc MPC8560CPXAPDB Datasheet HTML 19Page - Freescale Semiconductor, Inc MPC8560CPXAPDB Datasheet HTML 20Page - Freescale Semiconductor, Inc MPC8560CPXAPDB Datasheet HTML 21Page - Freescale Semiconductor, Inc MPC8560CPXAPDB Datasheet HTML 22Page - Freescale Semiconductor, Inc MPC8560CPXAPDB Datasheet HTML 23Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 108 page
background image
MPC8560 Integrated Processor Hardware Specifications, Rev. 3.1
Freescale Semiconductor
19
RESET Initialization
5
RESET Initialization
This section describes the AC electrical specifications for the RESET initialization timing requirements of the
MPC8560. Table 10 provides the RESET initialization AC timing specifications for the DDR SDRAM
component(s).
Table 11 provides the PLL and DLL lock times.
Table 10. RESET Initialization Timing Specifications
Parameter/Condition
Min
Max
Unit
Notes
Required assertion time of HRESET
100
µs
Minimum assertion time for SRESET
512
SYSCLKs
1
PLL input setup time with stable SYSCLK before
HRESET negation
100
µs
Input setup time for POR configs (other than PLL
config) with respect to negation of HRESET
4
SYSCLKs
1
Input hold time for POR configs (including PLL config)
with respect to negation of HRESET
2
SYSCLKs
1
Maximum valid-to-high impedance time for actively
driven POR configs with respect to negation of
HRESET
5
SYSCLKs
1
Notes:
1.SYSCLK is identical to the PCI_CLK signal and is the primary clock input for the MPC8560. See the
MPC8560
PowerQUICC III™ Integrated Communications Processor Preliminary Reference Manual for more
details.
Table 11. PLL and DLL Lock Times
Parameter/Condition
Min
Max
Unit
Notes
PLL lock times
100
µs
DLL lock times
7680
122,880
CCB Clocks
1, 2
Notes:
1.DLL lock times are a function of the ratio between the output clock and the platform (or CCB) clock. A 2:1 ratio
results in the minimum and an 8:1 ratio results in the maximum.
2. The CCB clock is determined by the SYSCLK
× platform PLL ratio.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com