数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD9983A/PCB 数据表(PDF) 39 Page - Analog Devices

部件名 AD9983A/PCB
功能描述  High Performance 8-Bit Display Interface
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD9983A/PCB 数据表(HTML) 39 Page - Analog Devices

Back Button AD9983A/PCB Datasheet HTML 35Page - Analog Devices AD9983A/PCB Datasheet HTML 36Page - Analog Devices AD9983A/PCB Datasheet HTML 37Page - Analog Devices AD9983A/PCB Datasheet HTML 38Page - Analog Devices AD9983A/PCB Datasheet HTML 39Page - Analog Devices AD9983A/PCB Datasheet HTML 40Page - Analog Devices AD9983A/PCB Datasheet HTML 41Page - Analog Devices AD9983A/PCB Datasheet HTML 42Page - Analog Devices AD9983A/PCB Datasheet HTML 43Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 44 page
background image
Preliminary Technical Data
AD9983A
Rev. PrA | Page 39 of 44
0x2C—Bits[7:5] Auto-Offset Hold
Must be written to 0x00 for proper operation.
0x2C—Bit[4] Auto-Offset Hold
A bit for controlling whether the auto-offset function runs
continuously or runs once and holds the result. Continuous
updates are recommended because this allows the AD9983A to
compensate for drift over time and temperature. If one-time
updates are preferred, these should be performed every time the
part is powered up and when there is a mode change. To do a
one-time update, first auto-offset must be enabled (Register
0x1B, Bit 5). Next, this bit (auto-offset hold) must first be set to
1 to let the auto-offset function operate and settle to a final
value. Auto-offset hold should then be set to 0 to hold the offset
values that the auto circuitry calculates. The AD9983A auto-
offset circuit’s maximum settle time is 10 updates. For example,
if the update frequency is set to once every 64 Hsyncs, then the
maximum settling time would be 640 Hsyncs (10 × 64 Hsyncs).
Table 77. Auto-Offset Hold
Select
Result
0
Disables auto-offset updates and holds the
current auto-offset values
1
Allows auto-offset to update continuously
0x2C—Bits[3:0]
Must be written to 0x0 for proper operation.
0x2D—Bits[7:0] Test Register 5
Read/write bits for future use. Must be written to 0xE8 for
proper operation.
0x2E—Bits[7:0] Test Register 6
Read/write bits for future use. Must be written to 0xE0 for
proper operation.
0x34—Bit[2] SOG Filter Enable
This bit enables the SOG filter, which will reject inputs with a
width of less than 250 ns. This aids the PLL in the ability to
ignore extraneous (non-valid) sync pulses.
Table 78. SOG Filter Enable
Select
Result
0
SOG filter disabled
1
SOG filter enabled
0x36—Bit[0] VCO Gear Select
This bit allows the VCO to select a lower ‘gear’ which enables it
to run lower pixel clocks while remaining in a more linear range.
Table 79. VCO Gear Select
Select
Result
0
Normal VCO setting
1
Enables lower VCO clock output
0x3C—Bits[7:4] Test Bits
Must be set to 0x0 for proper operation.
0x3C—Bit[3] Auto Gain Matching Hold
A bit for controlling whether the auto gain matching function
runs continuously or runs once and holds the result.
Continuous updates are recommended because it allows the
AD9983A to compensate for drift over time and temperature.
If one-time updates are preferred, these should be performed
every time the part is powered up and when there is a mode
change. To do a one-time update, first auto gain matching must
be enabled (Register Ox3C, Bit 2). Next, this bit (Auto Gain
Matching Hold) must first be set to 1 to let the auto gain
matching function operate and settle to a final value. The Auto
Gain Matching Hold bit should then be set to 0 to hold the gain
values that the auto circuitry calculates. The AD9983A auto gain
matching circuit’s maximum settle time is 10 updates. For example,
if the update frequency is set to once every 64 Hsyncs, then the
maximum settling time would be 640 Hsyncs (10 x 64 Hsyncs).
Table 80. Auto Gain Hold
Select
Result
0
Disables auto gain updates and holds the
current auto offset values
1
Allows auto gain to update continuously
The power-up default setting is 0.
0x3C—Bits[2:0] Auto Gain Matching Enable
These bits enable or disable the auto gain matching function.
When set to 000, the auto gain matching function is disabled;
when set to 110 the auto gain matching function is enabled.
Table 81. Auto Gain Matching Enable
Select
Result
000
Auto gain matching disabled
110
Auto gain matching enabled



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com