AD9983ASLASHPCB datasheet(18/44 Pages) AD

18 / 44 page

AD9983A

Preliminary Technical Data

Rev. PrA | Page 18 of 44

HSYNCOUT

VSYNC

FILTER

WINDOW

EXPECTED

EDGE

FILTER

WINDOW

EQUALIZATION

PULSES

HSYNCIN

Figure 11. Sync Processing Filter

Vsync Filter and Odd/Even Fields

The Vsync filter is used to eliminate spurious Vsyncs, maintain

a stable timing relationship between the Vsync and Hsync

output signals, and generate the odd/even field output.

The filter works by examining the placement of Vsync with

respect to Hsync and if necessary shifting it in time slightly.

The goal is to keep the Vsync and Hsync leading edges from

switching at the same time, thus eliminating confusion as to

when the first line of a frame occurs. Register 0x14, Bit 2

enables the Vsync filter. Use of the Vsync filter is recommended

for all cases, including interlaced video, and is required when

using the Hsyncs per Vsync counter. Figure 12 and Figure 13

illustrate even/odd field determination in two situations.

FIELD 1

FIELD 0

SYNC SEPARATOR THRESHOLD

FIELD 1

FIELD 0

HSYNCIN

VSYNCIN

VSYNCOUT

O/E FIELD

ODD FIELD

QUADRANT

Figure 12. Vsync Filter—Odd Field

FIELD 1

FIELD 0

SYNC SEPARATOR THRESHOLD

FIELD 1

FIELD 0

HSYNCIN

VSYNCIN

VSYNCOUT

O/E FIELD

EVEN FIELD

QUADRANT

Figure 13. Vsync Filter—Even Field

AD9983A/PCB 数据表(PDF) 18 Page - Analog Devices

AD9983A/PCB 数据表(HTML) 18 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

数据表下载

链接网址

AD9983A/PCB 数据表(PDF) 18 Page - Analog Devices

AD9983A/PCB 数据表(HTML) 18 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

数据表 下载

链接网址

数据表下载