数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST92F124 数据表(PDF) 111 Page - STMicroelectronics

部件名 ST92F124
功能描述  8/16-BIT SINGLE VOLTAGE FLASH MCU FAMILY WITH RAM, E3 TM(EMULATED EEPROM), CAN 2.0B AND J1850 BLPD
PDF  429 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST92F124 数据表(HTML) 111 Page - STMicroelectronics

Back Button ST92F124 Datasheet HTML 107Page - STMicroelectronics ST92F124 Datasheet HTML 108Page - STMicroelectronics ST92F124 Datasheet HTML 109Page - STMicroelectronics ST92F124 Datasheet HTML 110Page - STMicroelectronics ST92F124 Datasheet HTML 111Page - STMicroelectronics ST92F124 Datasheet HTML 112Page - STMicroelectronics ST92F124 Datasheet HTML 113Page - STMicroelectronics ST92F124 Datasheet HTML 114Page - STMicroelectronics ST92F124 Datasheet HTML 115Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 111 / 429 page
background image
111/429
ST92F124/F150/F250 - INTERRUPTS
INTERRUPT REGISTERS (Cont’d)
INTERRUPT PRIORITY LEVEL REGISTER LOW
(SIPLRL)
R253 - Read/Write
Register Page: Page 60
Reset Value : 1111 1111
Bits 7:6 = PL2H, PL1H: INTH0,H1 Priority Level.
Bits 5:4 = PL2G, PL1G: INTG0, G1 Priority Level.
Bits 3:2 = PL2F, PL1F: INTF0, F1 Priority Level.
Bits 1:0 = PL2E, PL1E: INTE0, E1 Priority Level.
These bits are set and cleared by software.
The priority is a three-bit value. The LSB is fixed by
hardware at 0 for even channels and at 1 for odd
channels
Table 22. PL Bit Assignment
Table 23. PL bit Meaning
INTERRUPT FLAG REGISTER HIGH
(SFLAGRH)
R254 - Read Only
Register Page: 60
Reset Value : 0000 0000
Bit 0 = OUFI0 : Overrun flag for INTI0
This bit is set and cleared by hardware. It indicates
if more than one interrupt event occured on INTI0
before the IPI0 bit in the SIPRH register has been
cleared.
0 : No overrun
1 : Overrun has occurred on INTI0
INTERRUPT FLAG REGISTER LOW
(SFLAGRL)
R255 - Read Only
Register Page: 60
Reset Value : 0000 0000
Bits 7:0 = OUFxx : Overrun flag for channel xx
These bits are set and cleared by hardware. They
indicate if more than one interrupt event occurs on
the associated channel before the pending bit in
the SIPRL register has been cleared.
0 : No overrun
1 : Overrun has occurred on channel xx
70
PL2H
PL1H
PL2G
PL1G
PL2F
PL1F
PL2E
PL1E
Interrupt Channel
Pair
3-bit Priority Level
INTH0
INTH1
PL2H
PL2H
PL1H
PL1H
0
1
INTG0
INTG1
PL2G
PL2G
PL1G
PL1G
0
1
INTF0
INTF1
PL2F
PL2F
PL1F
PL1F
0
1
INTE0
INTE1
PL2E
PL2E
PL1E
PL1E
0
1
PL2x
PL1x
Hardware bit
Priority
00
0
1
0 (Highest)
1
01
0
1
2
3
10
0
1
4
5
11
0
1
6
7 (Lowest)
Interrupt Channel
Pair
Priority Level
INTE0
INTE1
PL2E
PL2E
PL1E
PL1E
0
1
INTF0
INTF1
PL2F
PL2F
PL1F
PL1F
0
1
INTG0
INTG1
PL2G
PL2G
PL1G
PL1G
0
1
INTH0
INTH1
PL2H
PL2H
PL1H
PL1H
0
1
70
--
-
-
---
OUFI0
70
OUFH1
OUFH0
OUFG1
OUFG0
OUFF1
OUFF0
OUFE1
OUFE0
9



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com