ST92F124 datasheet(108/429 Pages) STMICROELECTRONICS

108 / 429 page

108/429

ST92F124/F150/F250 - INTERRUPTS

INTERRUPT REGISTERS (Cont’d)

EXTERNAL INTERRUPT VECTOR REGISTER

(EIVR)

R246 - Read/Write

Reset value: xxxx 0110 (x6h)

Bits 7:4 = V[7:4]: Most significant nibble of Exter-

nal Interrupt Vector.

These bits are not initialized by reset. For a repre-

sentation of how the full vector is generated from

V[7:4] and the selected external interrupt channel,

refer to Figure 51.

Bit 3 = TLTEV: Top Level Trigger Event bit.

This bit is set and cleared by software.

0: Select falling edge as NMI trigger event

1: Select rising edge as NMI trigger event

Bit 2 = TLIS: Top Level Input Selection.

This bit is set and cleared by software.

0: Watchdog End of Count is TL interrupt source

(the IA0S bit must be set in this case)

1: NMI is TL interrupt source

Bit 1 = IA0S: Interrupt Channel A0 Selection.

This bit is set and cleared by software.

0: Watchdog End of Count is INTA0 source (the

TLIS bit must be set in this case)

1: External Interrupt pin is INTA0 source

Bit 0 = EWEN: External Wait Enable.

This bit is set and cleared by software.

0: WAITN pin disabled

1: WAITN pin enabled (to stretch the external

memory access cycle).

Note: For more details on Wait mode refer to the

section describing the WAITN pin in the External

Memory Chapter.

NESTED INTERRUPT CONTROL (NICR)

R247 - Read/Write

Reset value: 0000 0000 (00h)

Bit 7 = TLNM: Top Level Not Maskable.

This bit is set by software and cleared only by a

hardware reset.

0: Top Level Interrupt Maskable. A top level re-

quest is generated if the IEN, TLI and TLIP bits

1: Top Level Interrupt Not Maskable. A top level

request is generated if the TLIP bit =1

Bits 6:0 = HL[6:0]: Hold Level x

These bits are set by hardware when, in Nested

Mode, an interrupt service routine at level x is in-

terrupted from a request with higher priority (other

than the Top Level interrupt request). They are

cleared by hardware at the iret execution when

the routine at level x is recovered.

TLTEV TLIS IAOS EWEN

TLNM HL6

HL5

HL4

HL3

HL2

HL1

HL0

ST92F124 数据表(PDF) 108 Page - STMicroelectronics

ST92F124 数据表(HTML) 108 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

ST92F124 数据表(PDF) 108 Page - STMicroelectronics

ST92F124 数据表(HTML) 108 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载