ST92F124 datasheet(123/429 Pages) STMICROELECTRONICS

123 / 429 page

123/429

ST92F124/F150/F250 - ON-CHIP DIRECT MEMORY ACCESS (DMA)

DMA TRANSACTIONS (Cont’d)

When selecting the DMA transaction with memory,

bit DCPR.RM (bit 0 of DCPR) must be cleared.

To select between using the ISR or the DMASR reg-

ister to extend the address, (see Memory Manage-

ment Unit chapter), the control bit DAPR.PS (bit 0

of DAPR) must be cleared or set respectively.

The DMA transaction Counter must be initialized

with the number of transactions to perform and will

be decremented after each transaction. The DMA

Address must be initialized with the starting ad-

dress of the DMA table and is increased after each

transaction. These two registers must be located

between addresses 00h and DFh of the Register

File.

Once a DMA channel is initialized, a transfer can

start. The direction of the transfer is automatically

defined by the type of peripheral and programming

mode.

Once the DMA table is completed (the transaction

counter reaches 0 value), an Interrupt request to

the CPU is generated.

When the Interrupt Pending (IDCR.IP) bit is set by

a hardware event (or by software), and the DMA

Mask bit (IDCR.DM) is set, a DMA request is gen-

erated. If the Priority Level of the DMA source is

higher than, or equal to, the Current Priority Level

(CPL), the DMA transfer is executed at the end of

the current instruction. DMA transfers read/write

data from/to the location pointed to by the DMA

Address Register, the DMA Address register is in-

cremented and the Transaction Counter Register

is decremented. When the contents of the Trans-

action Counter are decremented to zero, the DMA

Mask bit (DM) is cleared and an interrupt request

is generated, according to the Interrupt Mask bit

(End of Block interrupt). This End-of-Block inter-

rupt request is taken into account, depending on

the PRL value.

WARNING. DMA requests are not acknowledged

if the top level interrupt service is in progress.

Figure 58. DMA Between Memory and Peripheral

IDCR

IVR

DAPR

DCPR

DATA

PAGED

REGISTERS

SYSTEM

DMA

TRANSACTION

COUNTER

DMA

ADDRESS

FFh

F0h

E0h

DFh

EFh

MEMORY

000000h

DATA

ALREADY

TRANSFERRED

END OF BLOCK

INTERRUPT

SERVICE ROUTINE

DMA

TABLE

DMA TRANSACTION

ISR ADDRESS

000100h

VECTOR

TABLE

PERIPHERAL

PAGED REGISTERS

ST92F124 数据表(PDF) 123 Page - STMicroelectronics

ST92F124 数据表(HTML) 123 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载