ST92F124 datasheet(348/429 Pages) STMICROELECTRONICS

348 / 429 page

348/429

CONTROLLER AREA NETWORK (bxCAN)

CONTROLLER AREA NETWORK (Cont’d)

TRANSMIT ERROR COUNTER REG. (TECR)

Read Only

Reset Value: 00h

TEC[7:0] is the least significant byte of the 9-bit

Transmit Error Counter implementing part of the

fault confinement mechanism of the CAN protocol.

RECEIVE ERROR COUNTER REG. (RECR)

Page: 00h — Read Only

Reset Value: 00h

REC[7:0] is the Receive Error Counter implement-

ing part of the fault confinement mechanism of the

CAN protocol. In case of an error during reception,

this counter is incremented by 1 or by 8 depending

on the error condition as defined by the CAN stand-

ard. After every successful reception the counter is

decremented by 1 or reset to 120 if its value was

higher than 128. When the counter value exceeds

127, the CAN controller enters the error passive

state.

CAN DIAGNOSIS REGISTER (CDGR)

All bits of this register are set and clear by soft-

ware.

Read / Write

Reset Value: 0000 0000 (00h)

Bit 3 = RX CAN Rx Signal

- Read

Monitors the actual value of the CAN_RX Pin.

Bit 2 = SAMP Last Sample Point

- Read

The value of the last sample point.

Bit 1 = SILM Silent Mode

- Read/Set/Clear

0: Normal operation

1: Silent Mode

Bit 0 = LBKM Loop Back Mode

- Read/Set/Clear

0: Loop Back Mode disabled

1: Loop Back Mode enabled

TEC7

TEC6

TEC5

TEC4

TEC3

TEC2

TEC1

TEC0

REC7

REC6

REC5

REC4

REC3

REC2

REC1

REC0

SAMP

SILM

LBKM

ST92F124 数据表(PDF) 348 Page - STMicroelectronics

ST92F124 数据表(HTML) 348 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载