| 数据搜索系统,热门电子元器件搜索 |
|
S12SCIV2/D 数据表(PDF) 23 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
S12SCIV2/D 数据表(HTML) 23 Page - Freescale Semiconductor, Inc |
|
23 / 130 page ![]() MC9S12H256 Device User Guide — V01.18 Figure 1-2 MC9S12H128 Block Diagram EXTAL XTAL BKGD XIRQ Periodic Interrupt COP Watchdog Clock Monitor Single-wire Background Debug Module Breakpoints PLL XFC IRQ ECLK PA4 PA3 PA2 PA1 PA0 PA7 PA6 PA5 TEST PB4 PB0 PB7 PB6 FP4 FP3 FP2 FP1 FP0 FP7 FP6 PE4 PE5 PE6 PE0 PE1 IOC2 IOC6 IOC0 IOC7 IOC1 IOC3 IOC4 IOC5 RXD0 TXD0 SDI/MISO SDO/MOSI PS4 PS5 PS0 PS1 Pulse Width Modulator PW2 PW0 PW1 PW3 PW4 PW5 PP3 PP4 PP5 PP0 PP1 PP2 PK3 PK7 PK0 PK1 SCK SS PS6 PS7 SPI RXCAN0 TXCAN0 PM2 PM3 CAN1 RXCAN1 TXCAN1 PM4 PM5 PK2 FP12 FP11 FP10 FP9 FP8 FP15 FP14 BP0 BP1 BP2 BP3 FP23 PL3 PL2 PL1 PL0 FP19 FP18 FP17 FP16 PE7 PE3 PE2 FP22 FP21 FP20 VLCD VLCD M0C0M M0C0P PU3 PU4 PU5 PU6 PU7 PU0 PU1 PWM0 M0C1M M0C1P PWM1 MOTOR0 M1C0M M1C0P PWM2 M1C1M M1C1P PWM3 MOTOR1 LCD SCI0 CAN0 MODB MODA Integration Module RESET VDDPLL VSSPLL CPU12 Clock and Reset Generation Module FP13 PB5 PB3 PB2 PB1 FP5 PIX0 PIX1 PIX2 PIX3 ADDR0 ADDR1 ADDR2 ADDR3 ADDR4 ADDR5 ADDR6 ADDR7 ADDR8 ADDR9 ADDR10 ADDR11 ADDR12 ADDR13 ADDR14 ADDR15 PT0 PT1 PT2 PT3 PT4 PT5 PT6 PT7 FP24 FP25 FP26 FP27 PU2 M2C0M M2C0P PV3 PV4 PV5 PV6 PV7 PV0 PV1 PWM4 M2C1M M2C1P PWM5 MOTOR2 M3C0M M3C0P PWM6 M3C1M M3C1P PWM7 MOTOR3 PV2 M4C0M M4C0P PW3 PW4 PW5 PW6 PW7 PW0 PW1 PWM8 M4C1M M4C1P PWM9 MOTOR4 M5C0M M5C0P PWM10 M5C1M M5C1P PWM11 MOTOR5 PW2 AN02 AN06 AN00 AN07 AN01 AN03 AN04 AN05 PAD03 PAD04 PAD05 PAD06 PAD07 PAD00 PAD01 PAD02 VRH VRL AN08 VDDA VSSA Analog to Digital Converter VRH VRL VDDA VSSA 128k Bytes Flash EEPROM 2k Bytes EEPROM 6K Bytes RAM DATA15 MOTOR0 and MOTOR1 Supply VDDM1 VSSM1 MOTOR2 and MOTOR3 Supply VDDM2 VSSM2 MOTOR4 and MOTOR5 Supply VDDM3 VSSM3 DATA14 DATA13 DATA12 DATA11 DATA10 DATA9 DATA8 DATA7 DATA6 DATA5 DATA4 DATA3 DATA2 DATA1 DATA0 DATA7 DATA6 DATA5 DATA4 DATA3 DATA2 DATA1 DATA0 Multiplexed Wide Bus Multiplexed Narrow Bus ECS/ROMONE XADDR14 XADDR15 XADDR16 XADDR17 NOACC/XCLKS LSTRB/TAGLO R/W VDDR VDD1 VSS1,VSS2 Voltage Regulator Input Capture and Output Compare Timer SDA SCL PM0 PM1 IIC VDDX1,2 VSSX1,2 VSSPLL PLL 2.5V I/O Driver 5V A/D Converter 5V & VDDPLL VDD1 VSS1,2 Internal Logic 2.5V VDDA VSSA VDDR VREG Input 5V Supply pins Driver NOTE: Not all functionality shown in this block diagram is available in all packages! Voltage Regulator Reference (ATD) (PWM) Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |