数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

S12SCIV2/D 数据表(PDF) 80 Page - Freescale Semiconductor, Inc

部件名 S12SCIV2/D
功能描述  Device User Guide V01.18
PDF  130 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

S12SCIV2/D 数据表(HTML) 80 Page - Freescale Semiconductor, Inc

Back Button S12SCIV2/D Datasheet HTML 76Page - Freescale Semiconductor, Inc S12SCIV2/D Datasheet HTML 77Page - Freescale Semiconductor, Inc S12SCIV2/D Datasheet HTML 78Page - Freescale Semiconductor, Inc S12SCIV2/D Datasheet HTML 79Page - Freescale Semiconductor, Inc S12SCIV2/D Datasheet HTML 80Page - Freescale Semiconductor, Inc S12SCIV2/D Datasheet HTML 81Page - Freescale Semiconductor, Inc S12SCIV2/D Datasheet HTML 82Page - Freescale Semiconductor, Inc S12SCIV2/D Datasheet HTML 83Page - Freescale Semiconductor, Inc S12SCIV2/D Datasheet HTML 84Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 80 / 130 page
background image
MC9S12H256 Device User Guide — V01.18
5.3 Effects of Reset
When a reset occurs, MCU registers and control bits are changed to known start-up states. Refer to the
respective module Block User Guides for register reset states.
5.3.1 I/O pins
Refer to the HCS12 Core User Guides for mode dependent pin configuration of port A, B, E and K out of
reset.
Refer to the PIM Block User Guide for reset configurations of all peripheral module ports.
NOTE:
For devices assembled in 112-pin LQFP packages all non-bonded out pins should
be configured as outputs after reset in order to avoid current drawn from floating
inputs. Refer to Table 2-1 for affected pins.
$FFC8, $FFC9
Reserved
$FFC6, $FFC7
CRG PLL lock
I-Bit
CRGINT (LOCKIE)
$C6
$FFC4, $FFC5
CRG Self Clock Mode
I-Bit
CRGINT (SCMIE)
$C4
$FFC2, $FFC3
Reserved
$FFC0, $FFC1
IIC Bus
I-Bit
IBCR (IBIE)
$C0
$FFBE, $FFBF
Reserved
$FFBC, $FFBD
Reserved
$FFBA, $FFBB
EEPROM
I-Bit
EECTL (CCIE, CBEIE)
$BA
$FFB8, $FFB9
FLASH
I-Bit
FCTL (CCIE, CBEIE)
$B8
$FFB6, $FFB7
CAN0 wake-up
I-Bit
CAN0RIER (WUPIE)
$B6
$FFB4, $FFB5
CAN0 errors
I-Bit
CAN0RIER (CSCIE,
OVRIE)
$B4
$FFB2, $FFB3
CAN0 receive
I-Bit
CAN0RIER (RXFIE)
$B2
$FFB0, $FFB1
CAN0 transmit
I-Bit
CAN0TIER (TXEIE[2:0])
$B0
$FFAE, $FFAF
CAN1 wake-up
I-Bit
CAN0RIER (WUPIE)
$AE
$FFAC, $FFAD
CAN1 errors
I-Bit
CAN1RIER (CSCIE,
OVRIE)
$AC
$FFAA, $FFAB
CAN1 receive
I-Bit
CAN1RIER (RXFIE)
$AA
$FFA8, $FFA9
CAN1 transmit
I-Bit
CAN1TIER (TXEIE[2:0])
$A8
$FF98 to
$FFA7
Reserved
$FF96, $FF97
Motor Control Timer Overflow
I-Bit
MCCTL1 (MCOCIE)
$96
$FF9E to
$FF95
Reserved
$FF8C, $FF8D
PWM Emergency Shutdown
I-Bit
PWMSDN(PWMIE)
$8C
$FF80 to
$FF8B
Reserved
Table 5-1 Reset and Interrupt Vector Table
Vector Address
Interrupt Source
CCR
Mask
Local Enable
HPRIO Value
to Elevate
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com