| 数据搜索系统,热门电子元器件搜索 |
|
S12SCIV2/D 数据表(PDF) 91 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
S12SCIV2/D 数据表(HTML) 91 Page - Freescale Semiconductor, Inc |
|
91 / 130 page ![]() MC9S12H256 Device User Guide — V01.18 greatest risk when the MCU is not consuming power; e.g. if no system clock is present, or if clock rate is very low which would reduce overall power consumption. A.1.5 Absolute Maximum Ratings Absolute maximum ratings are stress ratings only. A functional operation under or outside those maxima is not guaranteed. Stress beyond those limits may affect the reliability or cause permanent damage of the device. This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either VSS5 or VDD5). Table A-1 Absolute Maximum Ratings1 NOTES: 1. Beyond absolute maximum ratings device might be damaged. Num Rating Symbol Min Max Unit 1 I/O, Regulator and Analog Supply Voltage VDD5 –0.3 6.0 V 2 Digital Logic Supply Voltage 2 2. The device contains an internal voltage regulator to generate the logic and PLL supply out of the I/O supply. The absolute maximum ratings apply when the device is powered from an external source. VDD –0.3 3.0 V 3 PLL Supply Voltage 2 VDDPLL –0.3 3.0 V 4 Voltage difference VDDX1 to VDDX2 to VDDM and VDDA ∆ VDDX –0.3 0.3 V 5 Voltage difference VSSX to VSSR and VSSA ∆ VSSX –0.3 0.3 V 6 Digital I/O Input Voltage VIN –0.3 6.0 V 7 Analog Reference VRH, VRL –0.3 6.0 V 8 XFC, EXTAL, XTAL inputs VILV –0.3 3.0 V 9 TEST input VTEST –0.3 10.0 V 10 Instantaneous Maximum Current Single pin limit for all digital I/O pins except PU, PV and PW 3 3. All digital I/O pins are internally clamped to VSSX1/2 and VDDX1/2, VSSM and VDDM or VSSA and VDDA. I D –25 +25 mA 11 Instantaneous Maximum Current Single pin limit for Port PU, PV and PW 4 4. Ports PU, PV, PW are internally clamped to VSSM and VDDM. I D –55 +55 mA 12 Instantaneous Maximum Current Single pin limit for XFC, EXTAL, XTAL5 I DL –25 +25 mA 13 Instantaneous Maximum Current Single pin limit for TEST 6 I DT –0.25 0 mA 14 Storage Temperature Range T stg – 65 155 °C Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |