ENC28J60-CSLASHML datasheet(18/96 Pages) MICROCHIP

18 / 96 page

ENC28J60

DS39662B-page 16

Preliminary

3.1.2

ECON2 REGISTER

The ECON2 register, shown in Register 3-2, is used to

control other main functions of the ENC28J60.

ECON2: ETHERNET CONTROL REGISTER 2

R/W-1

R/W-0(1)

R/W-0

U-0

AUTOINC

PKTDEC

PWRSV

VRPS

—

bit 7

bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as ‘0’

-n = Value at POR

‘1’ = Bit is set

‘0’ = Bit is cleared

x = Bit is unknown

bit 7

AUTOINC: Automatic Buffer Pointer Increment Enable bit

= Automatically increment ERDPT or EWRPT on reading from or writing to EDATA

= Do not automatically change ERDPT and EWRPT after the buffer is accessed

bit 6

PKTDEC: Packet Decrement bit

= Decrement the EPKTCNT register by one

= Leave EPKTCNT unchanged

bit 5

PWRSV: Power Save Enable bit

= MAC, PHY and control logic are in Low-Power Sleep mode

= Normal operation

bit 4

Reserved: Maintain as ‘0’

bit 3

VRPS: Voltage Regulator Power Save Enable bit

When PWRSV = 1:

= Internal voltage regulator is in Low-Current mode

= Internal voltage regulator is in Normal Current mode

When PWRSV = 0:

The bit is ignored; the regulator always outputs as much current as the device requires.

bit 2-0

Unimplemented: Read as ‘0’

Note 1:

This bit is automatically cleared once it is set.

ENC28J60-C/ML 数据表(PDF) 18 Page - Microchip Technology

ENC28J60-C/ML 数据表(HTML) 18 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

数据表下载