CS8420-CSZ datasheet(71/94 Pages) CIRRUS

71 / 94 page

DS245F4

CS8420

13.6

Hardware Mode 5 Description

(AES3 Receiver Only)

Hardware Mode 5 data flow is shown in Figure 28. Audio data is input via the AES3 receiver, and routed to

the serial audio output port. The PRO, COPY, ORIG, EMPH, and AUDIO channel status bits are output on

pins. The decoded C and U bits are also output, clocked by both edges of OLRCK (Master mode only, see

Figure 19).

If a validity, parity, bi-phase, or lock receiver error occurs, the current audio sample is passed unmodified

to the serial audio output port.

Start-up options are shown in Table 14, and allow choice of the serial audio output port as a master or slave,

and the serial audio port format. The following pages contain the detailed pin descriptions for Hardware

mode 5.

SDOUT

ORIG

EMPH

Function

Serial Output Port is Slave

Serial Output Port is Master

Serial Output Format OF1

Serial Output Format OF2

Serial Output Format OF3

Serial Output Format OF5

Table 14. Hardware Mode 5 Start-Up Options

Serial

Audio

Output

AES3 Rx

Decoder

C&Ubit Data Buffer

RXP

RXN

OLRCK

OSCLK

SDOUT

RMCK

RERR

COPY ORIG

EMPH

RCBL

PRO AUDIO

CHS

DFC0

DFC1

S/AES

VD+

H/S

Power supply pins (VD+, VA+, DGND, AGND) & the reset pin (RST) and the PLL filter pin (FILT)

are omitted from this diagram. Please refer to the Typical Connection Diagram for hook-up details.

VD+

NVERR

OMCK

Figure 28. Hardware Mode 5 - AES3 Receiver Only

CS8420-CSZ 数据表(PDF) 71 Page - Cirrus Logic

CS8420-CSZ 数据表(HTML) 71 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94

数据表下载