CS8420-CSZ datasheet(9/94 Pages) CIRRUS

9 / 94 page

DS245F4

CS8420

SWITCHING CHARACTERISTICS - SERIAL AUDIO PORTS

Inputs: Logic 0 = 0 V, Logic 1 = VD+; CL = 20 pF.

The active edges of ISCLK and OSCLK are programmable.

When OSCLK, OLRCK, ISCLK, and ILRCK are derived from OMCK they are clocked from its rising edge.

When these signals are derived from RMCK, they are clocked from its falling edge.

The polarity of ILRCK and OLRCK is programmable.

10. No more than 128 SCLK per frame.

11. This delay is to prevent the previous I/OSCLK edge from being interpreted as the first one after I/OLRCK

has changed.

12. This setup time ensures that this I/OSCLK edge is interpreted as the first one after I/OLRCK has changed.

Parameter

Symbol

Min

Typ

Max

Units

OSCLK Active Edge to SDOUT Output Valid

(Note 7)

tdpd

SDIN Setup Time Before ISCLK Active Edge

(Note 7)

tds

SDIN Hold Time After ISCLK Active Edge

(Note 7)

tdh

Master Mode

O/RMCK to I/OSCLK active edge delay

(Note 7, 8)

tsmd

O/RMCK to I/OLRCK delay

(Note 9)

tlmd

I/OSCLK and I/OLRCK Duty Cycle

Slave Mode

I/OSCLK Period

(Note 10)

tsckw

I/OSCLK Input Low Width

tsckl

I/OSCLK Input High Width

tsckh

I/OSCLK Active Edge to I/OLRCK Edge

(Note 7, 9, 11)

tlrckd

I/OLRCK Edge Setup Before I/OSCLK Active Edge

(Note 7, 9, 12)

tlrcks

ILRCK

OLRCK

(input)

ISCLK

OSCLK

(input)

SDIN

SDOUT

t lrckd

lrcks

t sckh

tsckw

t sckl

tdpd

sm d

lm d

H ardware M ode

Softw are M ode

ISC LK

OSCLK

(output)

ILRCK

O LRCK

(output)

RM CK

(output)

RM CK

(output)

OM CK

(input)

Figure 1. Audio Port Master Mode Timing

Figure 2. Audio Port Slave Mode and Data Input Timing

CS8420-CSZ 数据表(PDF) 9 Page - Cirrus Logic

CS8420-CSZ 数据表(HTML) 9 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94

数据表下载

链接网址

CS8420-CSZ 数据表(PDF) 9 Page - Cirrus Logic

CS8420-CSZ 数据表(HTML) 9 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94

数据表 下载

链接网址

数据表下载