数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CS8420-CSZ 数据表(PDF) 74 Page - Cirrus Logic

部件名 CS8420-CSZ
功能描述  DIGITAL AUDIO SAMPLE RATE CONVERTER
PDF  94 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CIRRUS [Cirrus Logic]
网页  http://www.cirrus.com
标志 CIRRUS - Cirrus Logic

CS8420-CSZ 数据表(HTML) 74 Page - Cirrus Logic

Back Button CS8420-CSZ Datasheet HTML 70Page - Cirrus Logic CS8420-CSZ Datasheet HTML 71Page - Cirrus Logic CS8420-CSZ Datasheet HTML 72Page - Cirrus Logic CS8420-CSZ Datasheet HTML 73Page - Cirrus Logic CS8420-CSZ Datasheet HTML 74Page - Cirrus Logic CS8420-CSZ Datasheet HTML 75Page - Cirrus Logic CS8420-CSZ Datasheet HTML 76Page - Cirrus Logic CS8420-CSZ Datasheet HTML 77Page - Cirrus Logic CS8420-CSZ Datasheet HTML 78Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 74 / 94 page
background image
74
DS245F4
CS8420
13.7
Hardware Mode 6 Description
(AES3 Transmitter Only)
Hardware Mode 6 data flow is shown in Figure 29. Audio data is input via the serial audio input port and
routed to the AES3 transmitter.
The transmitted channel status, user, and validity data may be input in two alternative methods, determined
by the state of the CEN pin. Mode 6A is selected when the CEN pin is low. In mode 6A, the user data and
validity bit are input via the U and V pins, clocked by both edges of ILRCK. The channel status data is de-
rived from the state of the COPY/C, ORIG, EMPH, and AUDIO pins. Table 15 shows how the COPY/C and
ORIG pins map to channel status bits. In consumer mode, the transmitted category code shall be set to
Sample Rate Converter (0101100b).
Mode 6B is selected when the CEN pin is high. In mode 6B, the channel status, user data and validity bit
are input serially via the COPY/C, U, and V pins. These pins are clocked by both edges of ILRCK (if the port
is in Master mode). Figure 20 shows the timing requirements.
The channel status block pin (TCBL) may be an input or an output, determined by the state of the TCBLD
pin. The serial audio input port data format is selected as shown in Table 15, and may be set to master or
slave by the state of the APMS input pin.
The following pages contain detailed pin descriptions for Hardware mode 6.
AES3
Encoder
&Tx
Serial
Audio
Input
C, U, V Data Buffer
ILRCK
ISCLK
TXP
COPY/C ORIG EMPH AUDIO TCBL
DFC0
DFC1
S/AES
VD+
H/S
Output
Clock
Source
OMCK
Power supply pins (VD+, VA+, DGND, AGND) & the reset pin (RST)
are omitted from this diagram. Please refer to the Typical Connection Diagram for hook-up details.
VD+
SDIN
SFMT1 SFMT0
VD+
FILT
TXN
CEN
U
V
VD+
TCBLD
APMS
Figure 29. Hardware Mode 6 - AES3 Transmitter Only



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com