| 数据搜索系统,热门电子元器件搜索 |
|
CS8420-CSZ 数据表(PDF) 29 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CS8420-CSZ 数据表(HTML) 29 Page - Cirrus Logic |
|
29 / 94 page ![]() DS245F4 29 CS8420 8.2 Non-SRC Delay The unit of delay depends on the frame rate (sample rate) Fs. The AES receiver has a interface delay of two frames. The AES transmitter, the serial input port, and the serial output port each have an interface delay of 1 frame. The ± 0.5 frame delay in the second half of the equation is due to the startup uncertainty of the logic within the part. 1. All inputs are slaves and all outputs are masters, both with respect to the outside world. 2. The inputs and outputs are synchronous to one another. Path Delay (in units of a frame) RX to TX 3 ± 1/128 Serial Input to TX 2 ± 1/128 RX to Serial Output 3 ± 1/128 Serial Input to Serial Output 2 ± 1/128 Table 3. Non-SRC Delay |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |