CS8420-CSZ datasheet(38/94 Pages) CIRRUS

38 / 94 page

DS245F4

CS8420

10.6

Serial Audio Input Port Data Format (05h)

SIMS

Master/Slave Mode Selector

0 - Serial audio input port is in Slave mode (default)

1 - Serial audio input port is in Master mode

SISF

ISCLK frequency (for Master mode)

0 - 64*Fsi (default)

1 - 128*Fsi

SIRES[1:0]

Resolution of the input data, for right-justified formats

00 - 24 bit resolution (default)

01 - 20 bit resolution

10 - 16 bit resolution

11 - Reserved

SIJUST

Justification of SDIN data relative to ILRCK

0 - Left-Justified (default)

1 - Right-Justified

SIDEL

Delay of SDIN data relative to ILRCK, for left-justified data formats

0 - MSB of SDIN data occurs in the first ISCLK period after the ILRCK edge (default)

1 - MSB of SDIN data occurs in the second ISCLK period after the ILRCK edge

SISPOL

ISCLK clock polarity

0 - SDIN sampled on rising edges of ISCLK (default)

1 - SDIN sampled on falling edges of ISCLK

SILRPOL

ILRCK clock polarity

0 - SDIN data is for the left channel when ILRCK is high (default)

1 - SDIN data is for the right channel when ILRCK is high

SIMS

SISF

SIRES1

SIRES0

SIJUST

SIDEL

SISPOL

SILRPOL

CS8420-CSZ 数据表(PDF) 38 Page - Cirrus Logic

CS8420-CSZ 数据表(HTML) 38 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94

数据表下载