| 数据搜索系统,热门电子元器件搜索 |
|
PPC405EP 数据表(PDF) 10 Page - Applied Micro Circuits Corporation |
|
|
|||||||||||||||||||||||||||||
PPC405EP 数据表(HTML) 10 Page - Applied Micro Circuits Corporation |
|
10 / 50 page ![]() PPC405EP – PowerPC 405EP Embedded Processor 10 AMCC Revision 1.07 – September 10, 2007 Data Sheet Serial Interface • One 8-pin UART and one 2-pin (Tx and Rx only) UART interface provided • Internal serial clock to allows a wide range of baud rates • Register compatibility with NS16750 register set • Complete status reporting capability • Transmitter and receiver are each buffered with 16-byte FIFOs when in FIFO mode • Fully programmable serial-interface characteristics • Supports DMA using internal DMA engine IIC Bus Interface • Compliant with Phillips® Semiconductors I2C Specification, dated 1995 • Operation at 100kHz or 400kHz •8-bit data • 10- or 7-bit address • Slave transmitter and receiver • Master transmitter and receiver • Multiple bus masters • Supports fixed VDD IIC interface • Two independent 4 x 1 byte data buffers • Twelve memory-mapped, fully programmable configuration registers • One programmable interrupt request signal • Provides full management of all IIC bus protocol • Programmable error recovery General Purpose IO (GPIO) Controller • Controller functions and GPIO registers are programmed and accessed via memory-mapped OPB bus master accesses • All GPIOs are pin-shared with other functions. DCRs control whether a particular pin that has GPIO capabil- ities acts as a GPIO or is used for another purpose. • Each GPIO output is separately programmable to emulate an open-drain driver (i.e., drives to zero, three- stated if output bit is 1) Universal Interrupt Controller (UIC) The Universal Interrupt Controller (UIC) provides the control, status, and communications necessary between the various sources of interrupts and the local PowerPC processor. Features include: • Supports seven external and 19 internal interrupts • Edge-triggered or level-sensitive • Positive or negative active • Non-critical or critical interrupt to processor core • Programmable critical interrupt priority ordering • Programmable critical interrupt vector for faster vector processing |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |