| 数据搜索系统,热门电子元器件搜索 |
|
PPC405EP 数据表(PDF) 48 Page - Applied Micro Circuits Corporation |
|
|
|||||||||||||||||||||||||||||
PPC405EP 数据表(HTML) 48 Page - Applied Micro Circuits Corporation |
|
48 / 50 page ![]() PPC405EP – PowerPC 405EP Embedded Processor 48 AMCC Revision 1.07 – September 10, 2007 Data Sheet Initialization The following describes the method by which initial chip settings are established when a system reset occurs. Strapping When the SysReset input is driven low (system reset), the state of certain I/O pins is read to enable default initial conditions prior to PPC405EP start-up. The actual capture instant is the nearest system clock edge before the deassertion of reset. These pins must be strapped using external pull-up (logical 1) or pull-down (logical 0) resistors to select the desired default conditions. The recommended pull-up is 3k Ω to +3.3V or 10kΩ to +5V. The recommended pull-down is 1K Ω to GND. These pins are use for strap functions only during reset. They are used for other signals during normal operation. The following table lists the strapping pins along with their functions and strapping options. The signal names assigned to the pins for normal operation appear below the pin number. EEPROM During reset, configuration values other than the internal default values can be read from a serial EEPROM connected to the IIC port. The association of bits in the EEPROM with the configuration values and their default values are covered in detail in the PowerPC 405EP Embedded Processor User’s Manual. Note: If P04 is strapped to 1, and the EEPROM is not connected or is defective, the PPC405EP remains in the reset state and will not boot. Table 16. Strapping Pin Assignments Function Option Ball Strapping IIC EEPROM controller If the controller is enabled, 32 bytes of configuration data are read from the EEPROM. P04 UART0_Tx Disable 0 Enable 1 EEPROM address (P04 = 1) or Boot ROM width (P04 = 0) N02 UART0_RTS Y17 SysErr When P04 = 1, these pins set the high-order two bits of the EEPROM base address. High order EEPROM base address bits Address bit Address bit When P04 = 0, these pins indicated the width of the boot ROM. 8 bits 0 0 16 bits 0 1 reserved 1 0 reserved 1 1 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |