数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

PPC440EP 数据表(PDF) 51 Page - Applied Micro Circuits Corporation

部件名 PPC440EP
功能描述  Power PC 440EP Embedded Processor
PDF  84 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AMCC [Applied Micro Circuits Corporation]
网页  http://www.amcc.com
标志 AMCC - Applied Micro Circuits Corporation

PPC440EP 数据表(HTML) 51 Page - Applied Micro Circuits Corporation

Back Button PPC440EP Datasheet HTML 47Page - Applied Micro Circuits Corporation PPC440EP Datasheet HTML 48Page - Applied Micro Circuits Corporation PPC440EP Datasheet HTML 49Page - Applied Micro Circuits Corporation PPC440EP Datasheet HTML 50Page - Applied Micro Circuits Corporation PPC440EP Datasheet HTML 51Page - Applied Micro Circuits Corporation PPC440EP Datasheet HTML 52Page - Applied Micro Circuits Corporation PPC440EP Datasheet HTML 53Page - Applied Micro Circuits Corporation PPC440EP Datasheet HTML 54Page - Applied Micro Circuits Corporation PPC440EP Datasheet HTML 55Page - Applied Micro Circuits Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 51 / 84 page
background image
AMCC Proprietary
51
440EP – PPC440EP Embedded Processor
Data Sheet
Revision 1.26 – April 25, 2007
DDR SDRAM Interface
BA0:1
Bank Address supporting up to four internal banks.
O
2.5V SSTL_2
BankSel0:3
Selects up to four external DDR SDRAM banks.
O
2.5V SSTL_2
CAS
Column Address Strobe.
O
2.5V SSTL_2
ClkEn
Clock Enable.
O
2.5V SSTL_2
DM0:3
DM8
Memory write data byte lane masks. DM8 is the byte lane
mask for the ECC byte lane.
O
2.5V SSTL_2
DQS0:3
DQS8
Byte lane data strobe. DQS8 is the data strobe for the ECC
byte lane.
I/O
2.5V SSTL_2
ECC0:7
ECC check bits 0:7.
I/O
2.5V SSTL_2
MemAddr00:12
Memory address bus.
O
2.5V SSTL_2
MemClkOut0
MemClkOut0
Subsystem clock.
O
2.5V SSTL_2
Diff driver
MemData00:31
Memory data bus.
I/O
2.5V SSTL_2
MemSelfRef
Self refresh.
I
3.3V tolerant
2.5V CMOS
5
RAS
Row Address Strobe.
O
2.5V SSTL_2
WE
Write Enable.
O
2.5V SSTL_2
SVREF1
SSTL reference voltage.
I
Volt ref receiver
SVREF2A:B
Supplemental SSTL reference voltage.
I
Volt ref pin
(supplemental)
Table 6. Signal Functional Description (Sheet 2 of 9)
Notes:
1. Receiver input has hysteresis
2. Must pull up (recommended value is 3k
Ω to 3.3V)
3. Must pull down (recommended value is 1k
Ω)
4. If not used, must pull up (recommended value is 3k
Ω to 3.3V)
5. If not used, must pull down (recommended value is 1k
Ω)
6. Strapping input during reset; pull-up or pull-down required
Signal Name
Description
I/O
Type
Notes



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com