PPC440EP datasheet(53/84 Pages) AMCC

53 / 84 page

AMCC Proprietary

440EP – PPC440EP Embedded Processor

Data Sheet

Revision 1.26 – April 25, 2007

External Slave Peripheral Interface

DMAAck0:3

Used by the PPC440EP to indicate that data transfers have

occurred.

Multiplex

DMAReq0:3

Used by slave peripherals to indicate they are prepared to

transfer data.

Multiplex

1, 5

EOT0:3/TC0:3

End Of Transfer/Terminal Count.

I/O

Multiplex

1, 3

PerAddr02:07

Peripheral address bus used by PPC440EP when not in

external master mode, otherwise used by external master.

I/O

3.3V LVTTL

1, 2

PerAddr08:31

Peripheral address bus used by PPC440EP when not in

external master mode, otherwise used by external master.

I/O

3.3V LVTTL

PerBLast

Used by either the peripheral controller, DMA controller, or

external master to indicate the last transfer of a memory

access.

I/O

3.3V LVTTL

1, 4

PerCS0:5

External peripheral device select.

3.3V LVTTL

PerData00:15

Peripheral data bus used by PPC440EP when not in external

master mode, otherwise used by external master.

Note: PerData00 is the most significant bit (msb) on this bus.

I/O

3.3V LVTTL

PerOE

Used by either peripheral controller or DMA controller

depending upon the type of transfer involved. When the

PPC440EP is the bus master, it enables the selected device to

drive the bus.

O3.3V LVTTL

PerReady

Used by a peripheral slave to indicate it is ready to transfer

data.

I3.3V LVTTL

PerR/W

Used by the PPC440EP when not in external master mode, as

output by either the peripheral controller or DMA controller

depending upon the type of transfer involved. High indicates a

read from memory, low indicates a write to memory.

Otherwise, it used by the external master as an input to

indicate the direction of transfer.

I/O

3.3V LVTTL

1, 2

PerWBE0:1

External peripheral data bus byte enables.

I/O

3.3V LVTTL

1, 2

PerErr

External Error. Used as an input to record external slave

peripheral errors.

I/O

3.3V LVTTL

1, 5

Table 6. Signal Functional Description (Sheet 4 of 9)

Notes:

1. Receiver input has hysteresis

2. Must pull up (recommended value is 3k

Ω to 3.3V)

3. Must pull down (recommended value is 1k

Ω)

4. If not used, must pull up (recommended value is 3k

Ω to 3.3V)

5. If not used, must pull down (recommended value is 1k

Ω)

6. Strapping input during reset; pull-up or pull-down required

Signal Name

Description

I/O

Type

Notes

PPC440EP 数据表(PDF) 53 Page - Applied Micro Circuits Corporation

PPC440EP 数据表(HTML) 53 Page - Applied Micro Circuits Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

数据表下载

链接网址

PPC440EP 数据表(PDF) 53 Page - Applied Micro Circuits Corporation

PPC440EP 数据表(HTML) 53 Page - Applied Micro Circuits Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

数据表 下载

链接网址

数据表下载