数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PPC440EP 数据表(PDF) 76 Page - Applied Micro Circuits Corporation

部件名 PPC440EP
功能描述  Power PC 440EP Embedded Processor
PDF  84 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AMCC [Applied Micro Circuits Corporation]
网页  http://www.amcc.com
标志 AMCC - Applied Micro Circuits Corporation

PPC440EP 数据表(HTML) 76 Page - Applied Micro Circuits Corporation

Back Button PPC440EP Datasheet HTML 72Page - Applied Micro Circuits Corporation PPC440EP Datasheet HTML 73Page - Applied Micro Circuits Corporation PPC440EP Datasheet HTML 74Page - Applied Micro Circuits Corporation PPC440EP Datasheet HTML 75Page - Applied Micro Circuits Corporation PPC440EP Datasheet HTML 76Page - Applied Micro Circuits Corporation PPC440EP Datasheet HTML 77Page - Applied Micro Circuits Corporation PPC440EP Datasheet HTML 78Page - Applied Micro Circuits Corporation PPC440EP Datasheet HTML 79Page - Applied Micro Circuits Corporation PPC440EP Datasheet HTML 80Page - Applied Micro Circuits Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 76 / 84 page
background image
76
AMCC Proprietary
440EP – PPC440EP Embedded Processor
Revision 1.26 – April 25, 2007
Data Sheet
Figure 10. DDR SDRAM Read Data Path
In the following examples, the data strobes (DQS) and the data are shown to be coincident. There is actually a
slight skew as specified by the SDRAM specifications, and there can be additional skew due to loading and signal
routing. It is recommended that the signal length for all of the eight DQS signals be matched.
Table 22. I/O Timing—DDR SDRAM TSIN and TDIN
Notes:
1. TSIN = Delay from DQS at package pin to C on Stage 1 FF.
2. TDIN = Delay from data at package pin to D on Stage 1 FF.
3. Clock speed for the values in the table is 133MHz.
4. The time values for TSIN include 1/4 of a cycle at 133MHz (7.5ns x 0.25 = 1.875 ns).
Signal Name
TSIN (ns)
minimum
TSIN (ns)
maximum
Signal Name
TDIN (ns)
minimum
TDIN (ns)
maximum
DQS0
2.74
3.70
MemData00:07
0.86
1.87
DQS1
2.75
3.69
MemData08:15
0.87
1.86
DQS2
2.74
3.69
MemData16:23
0.89
1.86
DQS3
2.76
3.69
MemData24:31
0.88
1.85
DQS8
2.77
3.68
ECC0:7
0.89
1.83
Stage 1
Stage 2
Stage 3
RDSP
PLB bus
FF,
FF
FF
FF
Data
Read Select
(SDRAM0_TR1)
DQS
1/4
Cycle
Delay
PLB Clock
Programmed
Delay
D
C
Package pins
Mux
Read Clock
C
C
C
D
D
D
FF Timing:
TIS = Input setup time = 0.2ns
TIH = Input hold time = 0.1ns
TP = Propagation delay (D to Q or C to Q) = 0.4ns maximum
XL
ECC
FF: Flip-Flop
XL: Transparent Latch
Q
Q
Q
Q



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com