数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PPC440EP 数据表(PDF) 65 Page - Applied Micro Circuits Corporation

部件名 PPC440EP
功能描述  Power PC 440EP Embedded Processor
PDF  84 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AMCC [Applied Micro Circuits Corporation]
网页  http://www.amcc.com
标志 AMCC - Applied Micro Circuits Corporation

PPC440EP 数据表(HTML) 65 Page - Applied Micro Circuits Corporation

Back Button PPC440EP Datasheet HTML 61Page - Applied Micro Circuits Corporation PPC440EP Datasheet HTML 62Page - Applied Micro Circuits Corporation PPC440EP Datasheet HTML 63Page - Applied Micro Circuits Corporation PPC440EP Datasheet HTML 64Page - Applied Micro Circuits Corporation PPC440EP Datasheet HTML 65Page - Applied Micro Circuits Corporation PPC440EP Datasheet HTML 66Page - Applied Micro Circuits Corporation PPC440EP Datasheet HTML 67Page - Applied Micro Circuits Corporation PPC440EP Datasheet HTML 68Page - Applied Micro Circuits Corporation PPC440EP Datasheet HTML 69Page - Applied Micro Circuits Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 65 / 84 page
background image
AMCC Proprietary
65
440EP – PPC440EP Embedded Processor
Data Sheet
Revision 1.26 – April 25, 2007
I/O Specifications
Table 15. Peripheral Interface Clock Timings
Parameter
Min
Max
Units
Notes
PCIClk input frequency (asynchronous mode)
66.66
MHz
PCIClk period (asynchronous mode)
15
ns
PCIClk input high time
40% of nominal period
60% of nominal period
ns
PCIClk input low time
40% of nominal period
60% of nominal period
ns
EMCMDClk output frequency
2.5
MHz
EMCMDClk period
400
ns
EMCMDClk output high time
160
ns
EMCMDClk output low time
160
ns
EMCTxClk input frequency MII(RMII)
2.5(5)
25(50)
MHz
EMCTxClk period MII(RMII)
40(20)
400(200)
ns
EMCTxClk input high time
35% of nominal period
ns
EMCTxClk input low time
35% of nominal period
ns
EMCRxClk input frequency MII(RMII)
2.5(5)
25(50)
MHz
EMCRxClk period MII(RMII)
40(20)
400(200)
ns
EMCRxClk input high time
35% of nominal period
ns
EMCRxClk input low time
35% of nominal period
ns
PerClk (and OPB clock) output frequency (for ext. master or
sync. slaves)
–66.66
MHz
PerClk period
15
ns
PerClk output high time
50% of nominal period
66% of nominal period
ns
PerClk output low time
33% of nominal period
50% of nominal period
ns
UARTSerClk input frequency
1000/(2TOPB
1+2ns)
MHz
1
UARTSerClk period
2TOPB+2
–ns
1
UARTSerClk input high time
TOPB+1
–ns
1
UARTSerClk input low time
TOPB+1
–ns
1
USB2Clk input frequency
60
60
MHz
USB1Clk input frequency
48
48
MHz



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com