数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD4056BCPZ-R2 数据表(PDF) 52 Page - Analog Devices

部件名 AD4056BCPZ-R2
功能描述  Compact, Low Power, 12-Bit, 2 MSPS/500 kSPS Easy Drive SAR ADC
PDF  67 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD4056BCPZ-R2 数据表(HTML) 52 Page - Analog Devices

Back Button AD4056BCPZ-R2 Datasheet HTML 48Page - Analog Devices AD4056BCPZ-R2 Datasheet HTML 49Page - Analog Devices AD4056BCPZ-R2 Datasheet HTML 50Page - Analog Devices AD4056BCPZ-R2 Datasheet HTML 51Page - Analog Devices AD4056BCPZ-R2 Datasheet HTML 52Page - Analog Devices AD4056BCPZ-R2 Datasheet HTML 53Page - Analog Devices AD4056BCPZ-R2 Datasheet HTML 54Page - Analog Devices AD4056BCPZ-R2 Datasheet HTML 55Page - Analog Devices AD4056BCPZ-R2 Datasheet HTML 56Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 52 / 67 page
background image
Data Sheet
AD4050/AD4056
APPLICATIONS INFORMATION
analog.com
Rev. A | 52 of 67
Table 21. Serial Interface Output Data Rate Examples
VIO Range
Example fSCLK1
NBITS
fODR_MAX
VIO ≥ 3 V
62.5 MHz
16
1.69 MSPS
24
1.39 MSPS
32
1.18 MSPS
40
1.02 MSPS
3 V > VIO ≥1.7 V
33.3 MHz
16
1.22 MSPS
24
947 kSPS
32
772 kSPS
40
650 kSPS
1 The example fSCLK in this table correspond to tSCLK = 2 × tDSDO, where tDSDO is
the maximum data valid delay given in Table 5 and Table 6.
LAYOUT RECOMMENDATIONS
The following PCB layout guidelines are recommended to maximize
performance using the AD4050/AD4056:
Include a solid ground plane in the PCB layer underneath the
AD4050/AD4056. Ensure there are low-impedance connections
between the AD4050/AD4056 GND pins and the ground plane
layer.
Ensure the analog input and REF traces are physically separat-
ed from the digital interface traces to minimize crosstalk from
digital signal edges. Include a GND fill between the analog
and digital traces. Avoid routing the digital interface traces under-
neath the AD4050/AD4056 or the analog signal traces without
including a solid ground plane layer in between.
Ensure the impedance between the voltage reference circuitry
and the AD4050/AD4056 REF pin is as low as possible to pre-
vent VREF settling issues. Place a low effective series resistance
(ESR) decoupling capacitor as close to the AD4050/AD4056
REF pin as possible (see the Reference Circuit Design section).
Use wide traces between the voltage reference and the AD4050/
AD4056 REF pin.
Place the RC kickback filter capacitors as close to the IN+ and
IN− pins as possible (see the Analog Front-End Design section).
Place the supply decoupling capacitors as close to the VDD,
CLDO, and VIO pins as possible (see the Power Supplies
section).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com