Data Sheet

AD4050/AD4056

REGISTER DETAILS

analog.com

Rev. A | 63 of 67

Table 44. Bit Descriptions for TIMER_CONFIG (Continued)

Bits

Bit Name

Description

Reset

Access

0xE: 8 ms.

0xF: 9 ms.

1 NOTE that the 2 MSPS and 1 MSPS settings are invalid for the AD4056. On the AD4056, the FS_BURST_AUTO register must be updated accordingly before entering the

burst averaging mode or the autonomous modes.

MAXIMUM THRESHOLD CONFIGURATION REGISTER

Address: 0x28 to 0x29, Reset: 0x0000, Name: MAX_LIMIT_REG

Table 45. Bit Descriptions for MAX_LIMIT_REG

Bits

Bit Name

Description

Reset

Access

[15:12]

RESERVED

Reserved.

0x0

R

[11:0]

MAX_LIMIT

Maximum Threshold Limit Setting. Sets the maximum threshold limit for autonomous modes. Uses

the same data format (twos complement or straight binary) as the ADC as set by the DATA_FORMAT

bit.

0x0

R/W

MINIMUM THRESHOLD CONFIGURATION REGISTER

Address: 0x2A to 0x2B, Reset: 0x0000, Name: MIN_LIMIT_REG

Table 46. Bit Descriptions for MIN_LIMIT_REG

Bits

Bit Name

Description

Reset

Access

[15:12]

RESERVED

Reserved.

0x0

R

[11:0]

MIN_LIMIT

Minimum Threshold Limit Setting. Sets the minimum threshold limit for autonomous modes. Uses the

same data format (twos complement or straight binary) as the ADC as set by the DATA_FORMAT bit.

0x0

R/W

MAXIMUM THRESHOLD HYSTERESIS REGISTER

Address: 0x2C, Reset: 0x00, Name: MAX_HYST_REG

Table 47. Bit Descriptions for MAX_HYST_REG

Bits

Bit Name

Description

Reset

Access

7

RESERVED

Reserved.

0x0

R

[6:0]

MAX_HYST

Hysteresis Setting for Maximum Threshold. Sets the hysteresis setting for self-clearing the MAX_INTR

signal in monitor mode. Uses straight binary format.

0x0

R/W

MINIMUM THRESHOLD HYSTERESIS REGISTER

Address: 0x2D, Reset: 0x00, Name: MIN_HYST_REG