PIC16F1507-ESLASHSS. datasheet(223/278 Pages) MICROCHIP

223 / 278 page

 2011-2015 Microchip Technology Inc.

DS40001586D-page 223

PIC16(L)F1507

FIGURE 25-11:

CLC PROPAGATION TIMING

TABLE 25-12: CONFIGURATION LOGIC CELL (CLC) CHARACTERISTICS

Standard Operating Conditions (unless otherwise stated)

Param.

No.

Sym.

Characteristic

Min.

Typ†

Max. Units

Conditions

CLC01* TCLCIN

CLC input time

—

CLC02* TCLC

CLC module input to output propagation time

—

VDD = 1.8V

VDD > 3.6V

CLC03* TCLCOUT CLC output time

Rise Time

—

OS18

—

(Note 1)

Fall Time

—

OS19

—

(Note 1)

CLC04* FCLCMAX CLC maximum switching frequency

—

MHz

These parameters are characterized but not tested.

† Data in “Typ” column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance

only and are not tested.

Note 1:

See Table 25-9 for OS18 and OS19 rise and fall times.

LCx_in[n]

(1)

CLC

Output time

CLC

Input time

LCx_out

(1)

CLCx

CLCxINn

CLC

Module

CLC01

CLC02

CLC03

LCx_in[n]

(1)

CLC

Output time

CLC

Input time

LCx_out

(1)

CLCx

CLCxINn

CLC

Module

Rev. 10-000031A

7/30/2013

Note 1:

See FIGURE 20-1:, Configurable Logic Cell Block Diagram, to identify specific CLC signals.

PIC16F1507-E/SS. 数据表(PDF) 223 Page - Microchip Technology

PIC16F1507-E/SS. 数据表(HTML) 223 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载