数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PIC16F1507-E/SS. 数据表(PDF) 85 Page - Microchip Technology

部件名 PIC16F1507-E/SS.
功能描述  20-Pin Flash, 8-Bit Microcontrollers
PDF  278 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

PIC16F1507-E/SS. 数据表(HTML) 85 Page - Microchip Technology

Back Button PIC16F1507-E/SS. Datasheet HTML 81Page - Microchip Technology PIC16F1507-E/SS. Datasheet HTML 82Page - Microchip Technology PIC16F1507-E/SS. Datasheet HTML 83Page - Microchip Technology PIC16F1507-E/SS. Datasheet HTML 84Page - Microchip Technology PIC16F1507-E/SS. Datasheet HTML 85Page - Microchip Technology PIC16F1507-E/SS. Datasheet HTML 86Page - Microchip Technology PIC16F1507-E/SS. Datasheet HTML 87Page - Microchip Technology PIC16F1507-E/SS. Datasheet HTML 88Page - Microchip Technology PIC16F1507-E/SS. Datasheet HTML 89Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 85 / 278 page
background image
 2011-2015 Microchip Technology Inc.
DS40001586D-page 85
PIC16(L)F1507
10.2.4
WRITING TO FLASH PROGRAM
MEMORY
Program memory is programmed using the following
steps:
1.
Load the address in PMADRH:PMADRL of the
row to be programmed.
2.
Load each write latch with data.
3.
Initiate a programming operation.
4.
Repeat steps 1 through 3 until all data is written.
Before writing to program memory, the word(s) to be
written must be erased or previously unwritten. Pro-
gram memory can only be erased one row at a time. No
automatic erase occurs upon the initiation of the write.
Program memory can be written one or more words at
a time. The maximum number of words written at one
time is equal to the number of write latches. See
Figure 10-5 (row writes to program memory with 16
write latches) for more details.
The write latches are aligned to the Flash row address
boundary
defined
by
the
upper
10-bits
of
PMADRH:PMADRL, (PMADRH<6:0>:PMADRL<7:5>)
with the lower five bits of PMADRL, (PMADRL<4:0>)
determining the write latch being loaded. Write opera-
tions do not cross these boundaries. At the completion
of a program memory write operation, the data in the
write latches is reset to contain 0x3FFF.
The following steps should be completed to load the
write latches and program a row of program memory.
These steps are divided into two parts. First, each write
latch is loaded with data from the PMDATH:PMDATL
using the unlock sequence with LWLO = 1. When the
last word to be loaded into the write latch is ready, the
LWLO bit is cleared and the unlock sequence
executed. This initiates the programming operation,
writing all the latches into Flash program memory.
1.
Set the WREN bit of the PMCON1 register.
2.
Clear the CFGS bit of the PMCON1 register.
3.
Set the LWLO bit of the PMCON1 register.
When the LWLO bit of the PMCON1 register is
‘1’, the write sequence will only load the write
latches and will not initiate the write to Flash
program memory.
4.
Load the PMADRH:PMADRL register pair with
the address of the location to be written.
5.
Load the PMDATH:PMDATL register pair with
the program memory data to be written.
6.
Execute
the
unlock
sequence
(Section
10.2.2 “Flash Memory Unlock Sequence”
).
The write latch is now loaded.
7.
Increment the PMADRH:PMADRL register pair
to point to the next location.
8.
Repeat steps 5 through 7 until all but the last
write latch has been loaded.
9.
Clear the LWLO bit of the PMCON1 register.
When the LWLO bit of the PMCON1 register is
‘0’, the write sequence will initiate the write to
Flash program memory.
10. Load the PMDATH:PMDATL register pair with
the program memory data to be written.
11.
Execute the unlock sequence (Section
10.2.2 “Flash Memory Unlock Sequence”
).
The entire program memory latch content is now
written to Flash program memory.
An example of the complete write sequence is shown in
Example 10-3. The initial address is loaded into the
PMADRH:PMADRL register pair; the data is loaded
using indirect addressing.
Note:
The special unlock sequence is required
to load a write latch with data or initiate a
Flash programming operation. If the
unlock sequence is interrupted, writing to
the latches or program memory will not be
initiated.
Note:
The program memory write latches are
reset to the blank state (0x3FFF) at the
completion of every write or erase
operation. As a result, it is not necessary
to load all the program memory write
latches. Unloaded latches will remain in
the blank state.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com