数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

IP100ALF 数据表(PDF) 70 Page - List of Unclassifed Manufacturers

部件名 IP100ALF
功能描述  Integrated 10/100 Ethernet MAC PHY
PDF  97 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ETC2 [List of Unclassifed Manufacturers]
网页  
标志 ETC2 - List of Unclassifed Manufacturers

IP100ALF 数据表(HTML) 70 Page - List of Unclassifed Manufacturers

Back Button IP100ALF Datasheet HTML 66Page - List of Unclassifed Manufacturers IP100ALF Datasheet HTML 67Page - List of Unclassifed Manufacturers IP100ALF Datasheet HTML 68Page - List of Unclassifed Manufacturers IP100ALF Datasheet HTML 69Page - List of Unclassifed Manufacturers IP100ALF Datasheet HTML 70Page - List of Unclassifed Manufacturers IP100ALF Datasheet HTML 71Page - List of Unclassifed Manufacturers IP100ALF Datasheet HTML 72Page - List of Unclassifed Manufacturers IP100ALF Datasheet HTML 73Page - List of Unclassifed Manufacturers IP100ALF Datasheet HTML 74Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 70 / 97 page
background image
IP100A LF
Preliminary Data Sheet
70/97
March. 30, 2007
Copyright © 2004, IC Plus Corp.
IP100A LF-DS-R17
11.5.7 FramesTransmittedOk
Class............................. LAN I/O Registers, Statistics
Base Address ............... IoBaseAddress register value
Address Offset.............. 0x70
Default .......................... 0x0000
Width ............................ 16 bits
BIT
BIT NAME
R/W
BIT DESCRIPTION
7..0
FramesTransmitted-
OK
R/W
Frames Transmitted OK is a count of the number of frames that
are successfully transmitted. FramesTransmittedOk will wrap
around to zero after reaching 0xFFFF. See IEEE 802.3 Clause
30.3.1.1.2.
An UpdateStats interrupt (UpdateStats bit within the IntStatus
register) will occur when FramesTransmittedOk reaches a value
of 0xC0. FramesTransmittedOk is enabled by writing a logic 1 to
the StatisticsEnable bit in the MACCtrl1 register.
A read of FramesTransmittedOk also clears the register.
11.5.8 FramesWithDeferredXmission
Class............................. LAN I/O Registers, Statistics
Base Address ............... IoBaseAddress register value
Address Offset.............. 0x78
Default .......................... 0x00
Width ............................ 8 bits
BIT
BIT NAME
R/W
BIT DESCRIPTION
7..0
FramesWithDeferred-
Xmission
R/W
Frames with Deferred Transmit is a count of the number of
frames that must delay their first attempt of transmission because
the medium was busy. Frames involved in any collisions are not
counted by FramesWithDeferredXmission. FramesWithDeferred-
Xmission wrap around to zero after reaching 0xFF. See IEEE
802.3 Clause 30.3.1.1.9.
An UpdateStats interrupt (UpdateStats bit within the IntStatus
register) will occur when FramesWithDeferredXmission reaches a
value of 0xC0. FramesWithDeferredXmission is enabled by writing
a logic 1 to the StatisticsEnable bit in the MACCtrl1 register.
A read of FramesWithDeferredXmission also clears the register.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com