STA382BWSTR datasheet(123/172 Pages) STMICROELECTRONICS

123 / 172 page

STA382BWS

Doc ID 022784 Rev 1

123/172

7.6.7

External amplifier power-down

The EAPD register directly disables/enables the internal power circuitry.

When EAPD = 0, the internal power section is placed in a low-power state (disabled). This

7.7

Volume control registers (addr 0x06 - 0x0A)

7.7.1

Mute/line output configuration register

Line output is only active when OCFG = 00. In this case LOC determines the line output

configuration. The source of the line output is always channel 1 and 2 inputs.

Table 132.

External amplifier power-down

Bit

R/W

RST

Name

Description

R/W

EAPD

0: External power stage power-down active

1: Normal operation

LOC1

LOC0

Reserved

BQBALL

C3M

C2M

C1M

MMUTE

Table 133.

Line output configuration

LOC[1:0]

Line output configuration

Line output fixed - no volume, no EQ

Line output variable - CH3 volume effects line output, no EQ

Line output variable with EQ - CH3 volume effects line output

Reserved

Bit

R/W

RST

Name

Description

R/W

BQBALL

Global biquad bypass

0: Biquad filters active

1: All the biquad filters are bypassed (pass-through)

Obsolete

Product(s)

- Obsolete

Product(s)

STA382BWSTR 数据表(PDF) 123 Page - STMicroelectronics

STA382BWSTR 数据表(HTML) 123 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载