| 数据搜索系统,热门电子元器件搜索 |
|
PAC1932/3/4 数据表(PDF) 32 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
PAC1932/3/4 数据表(HTML) 32 Page - Microchip Technology |
|
32 / 62 page ![]() PAC1932/3/4 DS20005850C-page 32 2017-2018 Microchip Technology Inc. 6.0 REGISTERS IN HEXADECIMAL ORDER The registers shown in Table 6-1 are accessible through the SMBus. In the individual register tables that follow, an entry of ‘—’ indicates that the bit is not used and will always read ‘0’. Data represented by the data registers are ensured to be synchronized and stable 1 ms after any of the REFRESH commands are sent. Immediately after the REFRESH commands are sent, the data bytes will be changing dynamically until 1 ms has elapsed. When new data is written to a Control register, and the master reads it back, this new data will be read back even if no REFRESH command has been sent to cause the new data to take effect. Note: The letter N or n is used to represent 1,2,3,4 in the register and bit names below, in sections that describe registers that are grouped for all four channels. Note: For PAC1932, channels 3 and 4 do not contain validate data and will read FF. The auto-incrementing pointer will skip these channels by default (see Section 5.5 “Auto-Incrementing Pointer” ). The same applies to channel 4 for the PAC1933. TABLE 6-1: REGISTER SET IN HEXADECIMAL ORDER Register Number Description Type Bytes POR Value Register 6-1 REFRESH Command (Address 00h) Send Byte for REFRESH command SEND 0 00h Register 6-2 CTRL Register (Address 01h) Configuration controls and status R/W 1 00h Register 6-3 ACC_COUNT Register (Address 02h) Accumulator count for all channels Block Read 3 000000h Register 6-4 VPOWERN Accumulator Registers: VPOWER1_ACC(03h), VPOWER2_ACC (04h), VPOWER3_ACC (05h), VPOWER4_ACC (06h) Accumulator output for channel 1 Block Read 6 Note 1 Accumulator output for channel 2 Block Read 6 Note 1 Accumulator output for channel 3 Block Read 6 Note 1 Accumulator output for channel 4 Block Read 6 Note 1 Note 1: The VPOWERN Accumulator Registers, 03h-06h, have a POR value that is all zeros: 6 bytes 000000000000h . |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |