| 数据搜索系统,热门电子元器件搜索 |
|
PAC1932/3/4 数据表(PDF) 50 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
PAC1932/3/4 数据表(HTML) 50 Page - Microchip Technology |
|
50 / 62 page ![]() PAC1932/3/4 DS20005850C-page 50 2017-2018 Microchip Technology Inc. REGISTER 6-20: NEG_PWR _LAT (ADDRESS 26H) R-0R-0 R-0R-0 R-0R-0 R-0R-0 CH1_BIDI CH2_BIDI CH3_BIDI CH4 BIDI CH1_BIDV CH2_BIDV CH3_BIDV CH4_BIDV bit 7 bit 0 Legend: R = Readable bit W = Writeable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = bit is set ‘0’ = Bit is cleared x = Bit is unknown This register contains an image of the Register 6-17 NEG_PWR_ACT (Address 23h).The bits in this register reflect the value of these settings that was active before the most recent REFRESH command (including REFRESH_V and/or REFRESH_G). The values in register 1Dh may have been programmed but not activated by one of the REFRESH commands, and the values in 23h are currently active. This register allows software to determine the actual active setting that was active prior to the most recent REFRESH command and therefore corresponds to the dataset that is held in the readable registers. This register is valid when the Results registers are valid, 1 ms after a REFRESH/_V/_G command. bit 7-4 CHn_BIDI<7:4> : the value of these settings that was latched prior to the most recent REFRESH command (including REFRESH_V and/or REFRESH_G). bit 3-0 CHn_BIDV<3:0> : the value of these settings that was latched prior to the most recent REFRESH command (including REFRESH_V and/or REFRESH_G). bit 7 0 = Channel 1 VSENSE ADC converts 0 to +100mV range with 16-bit straight binary output 1 = Channel 1 VSENSE ADC converts -100mV to +100mV range with 16 bit two’s complement output bit 6 0 = Channel 2 VSENSE ADC converts 0 to +100mV range with 16-bit straight binary output 1 = Channel 2 VSENSE ADC converts -100mV to +100mV range with 16-bit two’s complement output bit 5 0 = Channel 3 VSENSE ADC converts 0 to +100mV range with 16-bit straight binary output 1 = Channel 3 VSENSE ADC converts -100mV to +100mV range with 16-bit two’s complement output bit 4 0 = Channel 4 VSENSE ADC converts 0 to +100mV range with 16-bit straight binary output 1 = Channel 4 VSENSE ADC converts -100mV to +100mV range with 16-bit two’s complement output bit 3 0 = Channel 1 VBUS ADC converts 0 to +32V range with 16-bit straight binary output 1 = Channel 1 VBUS ADC converts -32V to +32V range with 16-bit two’s complement output bit 2 0 = Channel 2 VBUS ADC converts 0 to +32V range with 16-bit straight binary output 1 = Channel 2 VBUS ADC converts -32V to +32V range with 16-bit two’s complement output bit 1 0 = Channel 3 VBUS ADC converts 0 to +32V range with 16-bit straight binary output 1 = Channel 3 VBUS ADC converts -32V to +32V range with 16-bit two’s complement output bit 0 0 = Channel 4 VBUS ADC converts 0 to +32V range with 16-bit straight binary output 1 = Channel 4 VBUS ADC converts -32V to +32V range with 16-bit two’s complement output |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |