 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
EV5424-R-00A 数据表(PDF) 32 Page - Monolithic Power Systems |
|
|
|||||||||||||||||||||||||||||
EV5424-R-00A 数据表(HTML) 32 Page - Monolithic Power Systems |
|
|
32 / 44 page  MP5424 – 5V POWER MANAGEMENT IC WITH I2C AND MTP MP5424 Rev. 1.0 MonolithicPower.com 32 12/6/2021 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2021 MPS. All Rights Reserved. Table 1: Output Reference Voltage Chart (BUCK1_VID = 0, Buck2_VID = 0, Buck3_VID = 0) D[7:0] VREF (mV) D[7:0] VREF (mV) D[7:0] VREF (mV) 00000000 400 01010110 1475 10101100 2550 00000001 412.5 01010111 1487.5 10101101 2562.5 00000010 425 01011000 1500 10101110 2575 00000011 437.5 01011001 1512.5 10101111 2587.5 00000100 450 01011010 1525 10110000 2600 00000101 462.5 01011011 1537.5 10110001 2612.5 00000110 475 01011100 1550 10110010 2625 00000111 487.5 01011101 1562.5 10110011 2637.5 00001000 500 01011110 1575 10110100 2650 00001001 512.5 01011111 1587.5 10110101 2662.5 00001010 525 01100000 1600 10110110 2675 00001011 537.5 01100001 1612.5 10110111 2687.5 00001100 550 01100010 1625 10111000 2700 00001101 562.5 01100011 1637.5 10111001 2712.5 00001110 575 01100100 1650 10111010 2725 00001111 587.5 01100101 1662.5 10111011 2737.5 00010000 600 01100110 1675 10111100 2750 00010001 612.5 01100111 1687.5 10111101 2762.5 00010010 625 01101000 1700 10111110 2775 00010011 637.5 01101001 1712.5 10111111 2787.5 00010100 650 01101010 1725 11000000 2800 00010101 662.5 01101011 1737.5 11000001 2812.5 00010110 675 01101100 1750 11000010 2825 00010111 687.5 01101101 1762.5 11000011 2837.5 Name Bits Default Description EN1_POWER_ RAILS_ CONTROL D[6:0] 0000111 This bit sets which power rails are controlled by EN1. Each bit controls 1 power rail from D[6] to D[0]. D[6] D[5] D[4] D[3] D[2] D[1] D[0] Buck 1 Buck 2 Buck 3 Buck 4 LDSW LDO 4 LDO 5 0: EN1 does not control the power rail’s start-up/shutdown sequence 1: EN1 controls this power rail’s start-up/shutdown sequence If the EN1 function is enabled, the corresponding load switch or LDO 2 channel and its discharge function should be turned off. Note that EN1 cannot control LDO 2. LDO 2 can only be controlled by PWRON EN_BUCK1, EN_BUCK2, EN_BUCK3, EN_BUCK4, EN_LDO2, EN_LDSW, EN_LDO4, EN_LDO5 D[7:0] 0xFF Enable control bit for each power rail. 0: Disabled 1: Enabled |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
