ST52T400 datasheet(19/94 Pages) STMICROELECTRONICS

19 / 94 page

ST52T400/T440/E440/T441

19/94

2 INTERNAL ARCHITECTURE

ST52x400/440/441 is composed of the following

blocks and peripherals:

Control Unit (CU)

Data Processing Unit (DPU)

ALU

Decision Processor (DP)

EPROM

256 Byte RAM

Clock Oscillator

Analog Multiplexer and Analog Comparator

1PWM / Timer

1 Triac/PWM Driver

Digital I/O port

2.1 Control Unit and Data Processing Unit

The Control Unit (CU) formally includes five main

blocks. Each block decodes a set of instructions,

generating the appropriate control signals. The

main parts of theCUare showninFigure2.1.

The five different parts of the CU manage Load-

ing, Logic/Arithmetic, Jump, Control and Decision

Processor (DP) instructions sets.

The block called “Collector” manages the signals

deriving from the different parts of the CU then

defines the signals for the Data Processing Unit

(DPU) and for the different peripherals of the ICU.

The block called “Arbiter” manages the different

parts of the CU in order to have only one part of

the system activated during working mode.

The CU structure is highly flexible, designed with

the objective of easily adapting the core of the

microcontroller to market needs. New instructions

sets or new peripherals can be easily included

without changing the structure of the microcontrol-

ler, maintaining code compatibility.

The CU reads and decodifies the instructions

stored on the EPROM (Fetch). According to the

instructions type, the Arbiter activates one of the

main blocks of the CU. Afterwards, all the control

signals for the DPU are generated.

A set of 55 different arithmetic, DP and logic

instructions is available. The arithmetic instruc-

tions operate to all the RAM addresses without the

need of using special registers.

The DPU receives, stores and sends the instruc-

tions coming from the EPROM, RAM or from the

peripherals in order to execute them.

2.1.1 Program Counter.

The Program Counter (PC) is a 13-bit register that

contains the address of the next memory location

to be processed by the core. This memory loca-

tion may be an opcode, an operand or an address

of an operand.

Figure 2.1 CU Block Diagram

Instruction Set

Logic Arithmetic

Instruction Set

Jump

Instruction Set

Control

Instruction Set

Decision Processor

Instruction Set

Control

Signals

MicroCode

Clock Master

ST52T400 数据表(PDF) 19 Page - STMicroelectronics

ST52T400 数据表(HTML) 19 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94

数据表下载

链接网址

ST52T400 数据表(PDF) 19 Page - STMicroelectronics

ST52T400 数据表(HTML) 19 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94

数据表 下载

链接网址

数据表下载