ST52T400 datasheet(21/94 Pages) STMICROELECTRONICS

21 / 94 page

ST52T400/T440/E440/T441

21/94

The 13-bit length allows the direct addressing of

8192 bytes in the program space: jump and call

instruction support the absolute addressing in all

the memory.

After having read the current instruction address,

the PC value is incremented. The result of this

operation is shifted back into the PC.

The PC can be changed in the following ways:

JP (Jump) instruction PC = Jump Address

Interrupt

PC = Interrupt Vector

RETI instruction

PC = Pop (stack)

Reset

PC = Reset Vector

Normal Instruction

PC = PC + 1

2.1.2 Flags.

The ST52x400/440/441 core includes different

sets of flags that correspond to 2 different modes:

normal mode and interrupt mode. Each set of

flags consist of a CARRY flag (C), ZERO flag (Z)

and SIGN flag (S). One set of flags (CN, ZN, SN)

is used during normal operation and one is used

during interrupt mode (CI, ZI, SI). Formally, the

user has to manage only one set of flags: C, Z and

The ST52x400/440/441 core uses the flags that

correspond to the actual mode: as soon as an

interrupt is generated, the ST FIVE core uses the

interrupt flags instead of the normal flags.

Each interrupt level has its own set of flags, which

is saved in the Flag Stack during interrupt servic-

ing.

These flags are restored from the Flag Stack auto-

matically when a RETI instruction is executed.

If the ICU was in the normal mode before an inter-

rupt, after the RETI instruction is executed, the

normal flags are restored.

Note:

A CALL subroutine is a normal mode exe-

cution. For this reason a RET instruction, conse-

quent to a CALL instruction, doesn’t affect the

normal mode set of flags.

Flags are not cleared during context switching and

remain in the state they were located in at the end

of the last interrupt routine switching.

The Carry flag is set when an overflow occurs dur-

ing arithmetic operations, otherwise it is cleared.

The Sign flag is set when an underflow occurs

during

arithmetic

operations, otherwise

cleared.

2.2 Address Spaces

ST52x400/440/441 has four separate address

spaces:

RAM: 128 or 256 Bytes

20 Input Registers

6 Output Registers

21 Configuration Registers

Program memory: up to 8K Bytes

The Program Memory will be described in further

details in the EPROM section

Figure 2.4 Address Spaces Description

DPU

ALU

PERIPHERAL

BLOCK

DATA RAM

INPUT REGISTERS

NON VOLATILE MEMORY

PROGRAM MEMORY

ST FIVE CORE

ONCHIP PERIPHERALS

OUTPUT

CONFIGURATION

REGISTERS

PERIPHERAL

BLOCK

PERIPHERAL

BLOCK

LDRE

LDRI

LDCE

LDCR

REGISTERS

LDFR

LDPE

LDPR

PROGRAM

COUNTER

ST52T400 数据表(PDF) 21 Page - STMicroelectronics

ST52T400 数据表(HTML) 21 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94

数据表下载

链接网址

ST52T400 数据表(PDF) 21 Page - STMicroelectronics

ST52T400 数据表(HTML) 21 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94

数据表 下载

链接网址

数据表下载