STR910FAM32 datasheet(15/101 Pages) STMICROELECTRONICS

15 / 101 page

STR91xFAx3x, STR91xFAx4x

Functional overview

15/101

3.5

SRAM (64K or 96K Bytes)

A 32-bit wide SRAM resides on the CPU’s Data TCM (D-TCM) interface, providing single-

cycle data accesses. As shown in Figure 1, the D-TCM shares SRAM access with the

Advanced High-performance Bus (AHB). Sharing is controlled by simple arbitration logic to

allow the DMA unit on the AHB to also access to the SRAM.

3.5.1

Arbitration

Zero-wait state access occurs for either the D-TCM or the AHB when only one of the two is

requesting SRAM. When both request SRAM simultaneously, access is granted on an

interleaved basis so neither requestor is starved, granting one 32-bit word transfer to each

requestor before relinquishing SRAM to the other. When neither the D-TCM or the AHB are

requesting SRAM, the arbiter leaves access granted to the most recent user (if D-TCM was

last to use SRAM then the D-TCM will not have to arbitrate to get access next time).

The CPU may execute code from SRAM through the AHB. There are no wait states as long

as the D-TCM is not contending for SRAM access and the AHB is not sharing bandwidth

with peripheral traffic. The ARM966E-S CPU core has a small pre-fetch queue built into this

instruction path through the AHB to look ahead and fetch instructions during idle bus cycles.

3.5.2

Battery backup

When a battery is connected to the designated battery backup pin (VBATT), SRAM contents

are automatically preserved when the operating voltage on the main digital supplies (VDD

and VDDQ are lost or sag below the LVD threshold. Automatic switchover to SRAM can be

disabled by firmware if it is desired that the battery will power only the RTC and not the

SRAM during standby.

3.6

DMA data movement

DMA channels on the Advanced High-performance Bus (AHB) take full advantage of the

separate data path provided by the Harvard architecture, moving data rapidly and largely

independent of the instruction path. There are two DMA units, one is dedicated to move data

between the Ethernet interface and SRAM, the other DMA unit has eight programmable

channels with 14 request signals to service other peripherals and interfaces (USB, SSP,

ADC, UART, Timers, EMI, and external request pins). Both single word and burst DMA

transfers are supported. Memory-to-memory transfers are supported in addition to memory-

peripheral transfers. DMA access to SRAM is shared with D-TCM accesses, and arbitration

is described in Section 3.5.1. Efficient DMA transfers are managed by firmware using linked

list descriptor tables. Of the 16 DMA request signals, two are assigned to external inputs.

The DMA unit can move data between external devices and resources inside the STR91xFA

through the EMI bus.

3.7

Non-volatile memories

There are two independent 32-bit wide Burst Flash memories enabling true read-while-write

operation. The Flash memories are single-voltage erase/program with 20 year minimum

data retention and 100K minimum erase cycles. The primary Flash memory is much larger

than the secondary Flash.

STR910FAM32 数据表(PDF) 15 Page - STMicroelectronics

STR910FAM32 数据表(HTML) 15 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载