ST6369 datasheet(68/71 Pages) STMICROELECTRONICS

68 / 71 page

Symbol

Parameter

Test Conditions

Value

Unit

Min.

Typ.

Max.

tWRES

Minimum Pulse Width

RESET Pin

125

tOHL

High to Low Transition Time

PA6, PA7

VDD = 5V, CL = 1000pF (2)

100

tOHL

High to Low Transition Time

DA0-DA5,

PB1-PB2, PB4-PB6

PC0-PC7

VDD = 5V, CL = 100pF

tOLH

Low to High Transition Time

PB1-PB2 , PB4-PB6,

PA0-PA3,

PC0-PC3

VDD = 5V, CL = 100pF

tOH

Data HOLD Time

SPI after clock goes low

2CBUS/S-BUS Only

175

f DA

D/A Converter Repetition

Frequency

(1)

31.25

kHz

f SIO

SIO Baud Rate

(1)

62.50

kHz

tWEE

EEPROM Write Time

TA =25

°C, One Byte

Endurance

EEPROM WRITE/ERASE Cycles

QA LOT

Acceptance Criteria

300.000

million

cycles

Retention

EEPROM Data Retention (4)

TA =25

°C

years

CIN

Input Capacitance (3)

All Inputs Pins

COUT

Output Capacitance (3)

All outputs Pins

COSCIN,

COSCOUT

Oscillator Pins Internal

Capacitance(3)

5pF

Notes:

A clock other than 8 MHz will affect the frequency response of those peripherals (D/A, 62.5kHz and SPI) whose clock is

derived from the system clock.

The rise and fall times of PORT A have been reduced in order to avoid current spikes while maintaining a high drive capability

Not 100% Tested

Based on extrapolated data

AC ELECTRICAL CHARACTERISTICS

(TA = 0 to +70

°C, fOSC=8MHz, VDD=4.5 to 6.0V unless otherwise specified )

ST63E69,ST63T69

64/67

ST6369 数据表(PDF) 68 Page - STMicroelectronics

ST6369 数据表(HTML) 68 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71

数据表下载