ST6369 datasheet(34/71 Pages) STMICROELECTRONICS

34 / 71 page

HWDR

Hardware Activated Watchdog Register

(D8H, Read/ Write)

D7 D6 D5 D4 D3 D2 D1 D0

C = Watchdog Activation Bit

SR = Software Reset Bit

T1-T6 = Counter Bits

Figure 37. Watchdog Register

HARDWARE ACTIVATED DIGITAL WATCHDOG

FUNCTION (Continued)

T1-T6. These are the watchdog counter bits. It

should be noted that D7 (T1) is the LSB of the

counter and D2 (T6) is the MSB of the counter,

these bits are in the opposite order to normal.

SR. This bit is set to one during the reset phase

and will generate a software reset if cleared to

zero.

C. This is the watchdog activation bit that is hard-

ware set. The watchdog function is always acti-

vated independently of changes of value of this bit.

The register reset value is FEH (Bit 1-7 set to one,

Bit 0 cleared).

SERIAL PERIPHERAL INTERFACE

The ST6369 Serial Peripheral Interface (SPI) has

been designed to be cost effective and flexible in

interfacing the various peripherals in TV applica-

tions.

It maintains the software flexibility but adds hard-

ware

configurations suitable to drive devices

which require a fast exchange of data. The three

pins dedicated for serial data transfer (single mas-

ter only) can operate in the following ways:

- as standard I/O lines (software configuration)

- as S-BUS or as I

2CBUS (two pins)

- as standard (shift register) SPI

When using the hardware SPI, a fixed clock rate of

62.5kHz is provided.

It has to be noted that the first bit that is output on

the data line by the 8-bit shift register is the MSB.

SPI Data/Control Registers

For I/O details on SCL (Serial Clock), SDA (Serial

Data) and SEN (Serial Enable) please refer to I/O

Ports description with reference to the following

registers:

Port C data register, Address C2H (Read/Write).

- BIT D0 “SCL”

- BIT D1 “SDA”

- BIT D3 “SEN”

Port C data direction register, Address C6H

(Read/Write).

SSDR

SPI Serial Data Register

(CCH, Read/ Write)

D7 D6 D5 D4 D3 D2 D1 D0

D0-D7 = Data Bits

Figure 38. SPI Serial Data Register

D7-D0. These are the SPI data bits. They can be

neither read nor written when SPI is operating

(BUSY bit set). They are undefined after reset.

ST6369

30/67

ST6369 数据表(PDF) 34 Page - STMicroelectronics

ST6369 数据表(HTML) 34 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71

数据表下载