ST7263 datasheet(63/109 Pages) STMICROELECTRONICS

63 / 109 page

ST7263

63/109

SERIAL COMMUNICATIONS INTERFACE (Cont’d)

DATA REGISTER (DR)

Read/Write

Reset Value: Undefined

Contains the Received or Transmitted data char-

acter, depending on whether it is read from or writ-

ten to.

The Data register performs a double function (read

and write) since it is composed of two registers,

one for transmission (TDR) and one for reception

(RDR).

The TDR register provides the parallel interface

between the internal bus and the output shift reg-

ister (see Figure 1).

The RDR register provides the parallel interface

between the input shift register and the internal

bus (see Figure 1).

BAUD RATE REGISTER (BRR)

Read/Write

Reset Value: 00xx xxxx (XXh)

Bits 7:6= SCP[1:0]

First SCI Prescaler

These 2 prescaling bits allow several standard

clock division ranges:

Bits 5:3 = SCT[2:0]

SCI Transmitter rate divisor

These 3 bits, in conjunction with the SCP1 & SCP0

bits, define the total division applied to the bus

clock to yield the transmit rate clock in convention-

al Baud Rate Generator mode.

Bits 2:0 = SCR[2:0]

SCI Receiver rate divisor.

These 3 bits, in conjunction with the SCP1 & SCP0

bits, define the total division applied to the bus

clock to yield the receive rate clock in conventional

Baud Rate Generator mode.

DR7

DR6

DR5

DR4

DR3

DR2

DR1

DR0

SCP1

SCP0

SCT2

SCT1

SCT0

SCR2

SCR1

SCR0

PR Prescaling Factor

SCP1

SCP0

TR Dividing Factor

SCT2

SCT1

SCT0

000

001

010

011

100

101

110

128

RR Dividing Factor

SCR2

SCR1

SCR0

000

001

010

011

100

101

110

128

ST7263 数据表(PDF) 63 Page - STMicroelectronics

ST7263 数据表(HTML) 63 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载